Analog Devices Inc./Maxim Integrated MAX6392KA17+
- Part No.:
- MAX6392KA17+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6392KA17+.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:707
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6392KA17+ from Maxim Integrated is a dual-voltage microprocessor supervisory circuit with sequenced reset outputs, designed for multi-rail systems requiring controlled power-up/down sequencing. It monitors VCC (master supply) at 1.67V threshold and RESET IN2 (secondary supply) down to 625mV via external resistor divider, asserts active-low push-pull RESET1 and open-drain RESET2 with guaranteed reset validity down to VCC = 1V, and includes active-low manual reset (MR) input - used in industrial controllers and multivoltage servers.
For engineers reviewing the MAX6392KA17+ datasheet, MAX6392KA17+ pinout, MAX6392KA17+ application, or MAX6392KA17+ equivalent, key selection criteria include factory-fixed 1.67V VCC reset threshold, MR-triggered synchronized deassertion timing, CSRT-configurable RESET2 timeout (140ms min or capacitor-adjustable), and guaranteed operation at VCC ≥ 1.0V across –40°C to +85°C.
Technical Context
The MAX6392KA17+ implements two independent voltage monitoring paths: VCC is compared against a factory-trimmed 1.67V bandgap reference to control RESET1 (push-pull, active-low), while RESET IN2 is compared against a fixed 625mV internal reference to condition RESET2 assertion. RESET2 deasserts only after both VCC exceeds 1.67V *and* RESET IN2 exceeds 625mV, with timing governed by either internal counter (CSRT tied to VCC) or external capacitor ramp (CSRT to ground).
RESET1 and RESET2 are sequenced: during power-up, RESET1 deasserts first (140ms min after VCC rise), then RESET2 follows after its own timeout; during power-down, RESET2 asserts before RESET1. MR forces simultaneous assertion of both outputs with 10µs skew (tMR1 − tMR2 ≤ 10µs), and internal 47kΩ pullup ensures defined MR logic level when unconnected.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Reset Threshold | 1.67V (factory-trimmed, ±5% over –40°C to +85°C) - sets precise brownout detection point for primary supply |
| RESET IN2 Threshold | 625mV (fixed internal reference) - enables monitoring of secondary supplies as low as 0.625V using external resistor divider |
| RESET1 Timeout | 140ms minimum (guaranteed, no external components) - ensures stable µP release after VCC recovery |
| RESET2 Timeout | 140ms minimum (CSRT = VCC) or user-adjustable (CSRT = capacitor to GND) - supports flexible sequencing between master/slave rails |
| Supply Current | 15µA typical (no load, +25°C) - enables ultra-low-power system monitoring without burdening supply |
| Operating Voltage Range | 1.2V to 5.5V (VCC) - supports operation down to 1.2V while guaranteeing reset validity to 1.0V |
| MR Input Logic | Active-low, 47kΩ internal pullup to VCC, 50µs minimum pulse width - eliminates need for external pullup or debounce circuitry |
Pinout & Package
MAX6392KA17+ is housed in an 8-pin SOT23-8 package (JEDEC MO-178 compliant, 1.95mm × 2.80mm footprint, 1.30mm height), optimized for space-constrained industrial and embedded PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RESET IN2 | Secondary supply monitor input | High-impedance comparator input referenced to 625mV; connects to external resistor divider for custom threshold setting |
| 2 - VCC | Main power supply and master monitor input | Provides device power and feeds primary reset comparator (1.67V threshold); also serves as reference for MR and CSRT |
| 3 - CSRT | RESET2 timeout configuration node | Connect to VCC for fixed 140ms RESET2 delay; connect to capacitor-to-GND for user-adjustable timeout (2.08s/F × C) |
| 4 - GND | Analog/digital ground reference | Common return path for all internal comparators, current sources, and output drivers; must be low-impedance |
| 5 - RESET2 | Secondary sequenced reset output | Open-drain, active-low output asserted before RESET1 on power-down and after RESET1 on power-up; requires external pullup |
| 6 - R2 | Internal pullup connection for RESET2 | 47kΩ resistor internally connected to RESET2; tie to desired VOH rail (e.g., 3.3V or 5V) for level-shifted high-state drive |
| 7 - RESET1 | Primary reset output | Push-pull, active-low output with no external pullup required; drives directly into µP RESET pin with full rail swing |
| 8 - MR | Manual reset input | Active-low, internally pulled up to VCC via 47kΩ; forces simultaneous RESET1/RESET2 assertion when pulled below 0.3×VCC |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Enables reliable sequencing between primary (VCC) and secondary (RESET IN2) rails without cross-coupling or shared thresholds |
| Factory-trimmed 1.67V VCC threshold | Eliminates external resistor calibration; achieves ±5% accuracy over full temperature range without trimming |
| Guaranteed reset validity to VCC = 1.0V | Ensures deterministic reset behavior during deep brownout conditions where many supervisors fail or glitch |
| MR-synchronized dual-output assertion | Forces RESET1 and RESET2 low simultaneously with <10µs skew, enabling coordinated system-level reset initiation |
| CSRT-configurable RESET2 timing | Supports either fixed 140ms delay (CSRT = VCC) or precision-adjustable delay (CSRT = capacitor) for application-specific sequencing windows |
Applications
| Industrial Controllers | Servers / Workstations |
|---|---|
|
Use Scenario: PLC and motion controller boards with separate 3.3V I/O and 1.8V FPGA core supplies. IC Role / Device Role / Timing Role: Sequences power-up so FPGA core is fully stabilized before I/O peripherals initialize. Use Value: Prevents metastability and configuration errors by enforcing RESET2 (I/O) deassertion only after RESET1 (core) has released and remained stable for ≥140ms. |
Use Scenario: Dual-CPU server motherboards requiring staggered reset of memory controllers and PCIe root complexes. IC Role / Device Role / Timing Role: Uses RESET IN2 to monitor DDR4 VDDQ (1.2V) and VCC for CPU VCCIO (1.8V), asserting RESET2 only after both rails are valid. Use Value: Eliminates need for discrete RC networks and logic gates, reducing BOM count and improving timing repeatability across production units. |
| Multivoltage Embedded Systems | Critical µP Power Monitoring |
|
Use Scenario: Medical imaging subsystems with isolated 5V analog front-end and 1.2V digital signal processor rails. IC Role / Device Role / Timing Role: Monitors isolated 5V rail as VCC and derived 1.2V as RESET IN2; asserts RESET2 before RESET1 on power-down to safely shut down analog circuitry first. Use Value: Enforces safe power-down order to prevent latch-up or back-driving in mixed-voltage interfaces. |
Use Scenario: Avionics data acquisition modules operating in extended temperature environments (–40°C to +85°C). IC Role / Device Role / Timing Role: Provides guaranteed reset assertion at VCC = 1.0V and maintains timing accuracy across full temperature range using BiCMOS process. Use Value: Meets DO-254 functional safety requirements for deterministic reset under worst-case brownout and thermal stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6392KA22+ | Factory-trimmed VCC threshold = 2.19V (vs. 1.67V); identical pinout, timing, and feature set | Used where higher primary supply brownout threshold is required (e.g., 2.5V systems) | Select MAX6392KA22+ only if system VCC nominal is ≥2.3V and 2.19V threshold better matches design margin |
| TPS3808G18DBVR | Single-supply supervisor (1.8V threshold only); no secondary monitor input or sequenced dual outputs | Lacks RESET IN2 monitoring and RESET2 sequencing capability - cannot replace MAX6392KA17+ in dual-rail designs | Consider only for single-rail applications where sequenced reset is unnecessary and cost is primary driver |
Compared with MAX6392KA22+ and TPS3808G18DBVR, the MAX6392KA17+ uniquely delivers 1.67V precision VCC monitoring combined with configurable dual-output sequencing - making it irreplaceable in 1.8V/1.2V or 3.3V/1.8V systems requiring strict power-order enforcement.
Availability
MAX6392KA17+ is available at Aetrix Electronics and suitable for industrial controllers, servers/workstations, and multivoltage embedded systems requiring stable component supply, long-term lifecycle support, and guaranteed lead-free compliance.
Supply support for MAX6392KA17+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The MAX6391/MAX6392 product line was designed specifically for dual-rail microprocessor systems needing deterministic, sequenced reset generation - eliminating discrete supervision circuits while maintaining timing integrity across voltage domains.
FAQ
What is the factory-trimmed VCC reset threshold voltage for MAX6392KA17+?
The MAX6392KA17+ features a factory-trimmed VCC reset threshold of 1.67V (nominal), with guaranteed tolerance of ±5% over the full –40°C to +85°C operating temperature range. This value is laser-trimmed during production and documented in the Selector Guide and Electrical Characteristics table. The 1.67V threshold makes MAX6392KA17+ suitable for monitoring 1.8V supply rails with appropriate design margin.
Does MAX6392KA17+ support manual reset functionality, and how is it implemented?
Yes, MAX6392KA17+ includes an active-low manual reset (MR) input on Pin 8. It features an internal 47kΩ pullup resistor to VCC, requiring only a simple switch-to-ground interface. When MR is pulled low, both RESET1 (push-pull) and RESET2 (open-drain) assert simultaneously with ≤10µs skew. The MAX6392KA17+ remains in reset for the full RESET1 and RESET2 timeout periods after MR is released.
How is the RESET2 timeout period configured on MAX6392KA17+?
The RESET2 timeout on MAX6392KA17+ is configured via the CSRT pin (Pin 3). Connecting CSRT to VCC selects a fixed 140ms minimum timeout. Connecting CSRT to an external capacitor (CCSRT) to ground enables user-adjustable timing per the formula tRP2 ≈ 2.08 × 10⁶ × CCSRT seconds. For example, a 1500pF capacitor yields ~3.1ms, while larger values scale linearly - giving designers precise control over secondary reset sequencing.
Can MAX6392KA17+ operate reliably at VCC = 1.2V, and what is the lowest valid VCC for reset assertion?
Yes, MAX6392KA17+ is fully specified to operate with VCC as low as 1.2V, and its reset outputs remain guaranteed valid down to VCC = 1.0V. This ensures deterministic reset assertion during deep brownout events where other supervisors may fail or produce glitches. The 1.0V lower limit is tested and guaranteed across temperature, making MAX6392KA17+ suitable for ultra-low-voltage industrial and battery-backed systems.
What package type and footprint does MAX6392KA17+ use, and are there layout considerations for RESET2 pullup?
MAX6392KA17+ uses an 8-pin SOT23-8 package (JEDEC MO-178, 1.95mm × 2.80mm). For RESET2 (Pin 5), the internal 47kΩ pullup resistor (R2, Pin 6) must be connected to the target VOH rail (e.g., 3.3V or 5V) - not VCC - to ensure correct logic-high level when RESET2 is inactive. This allows independent voltage translation without external components, but requires routing R2 to the appropriate supply domain.
MAX6392KA17+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.67V, Adj
- Output:
- Open Drain, Push-Pull
- Reset:
- Active Low
- Reset Timeout:
- 140ms/Adjustable Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6392KA17+ FAQ
1.How can I place an order for MAX6392KA17+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6392KA17+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6392KA17+ reliable?
The price and inventory of MAX6392KA17+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6392KA17+ is usually 5 days.
3.What payment methods are accepted for MAX6392KA17+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6392KA17+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6392KA17+?
MAX6392KA17+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6392KA17+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6392KA17+?
For technical support, including MAX6392KA17+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6392KA17+ requirements.
6.How does Aetrix verify that MAX6392KA17+ is sourced from the original manufacturer or authorized distributors?
All MAX6392KA17+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6392KA17+ meets industry standards.
7.What is the process for return or replacement of MAX6392KA17+?
All MAX6392KA17+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6392KA17+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6392KA17+ part is unused and in its original packaging.
Return procedure for MAX6392KA17+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6392KA17+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

