My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6392KA23+T
- Part No.:
- MAX6392KA23+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6392KA23+T.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL SOT23-8
- Quantity:
- Payment:
- Shipping:
Inventory:1,395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6392KA23+T from Maxim Integrated is a dual-voltage microprocessor supervisory circuit with sequenced reset outputs, monitoring VCC (2.32V factory-fixed threshold) and RESET IN2 (adjustable down to 625mV), delivering push-pull RESET1 and open-drain RESET2 with guaranteed reset validity down to VCC = 1V, used in multivoltage power-up sequencing for industrial controllers and servers.
For engineers reviewing the MAX6392KA23+T datasheet, MAX6392KA23+T pinout, MAX6392KA23+T application, or MAX6392KA23+T equivalent, this device supports time-sequenced reset assertion/deassertion, manual reset input (MR), capacitor-adjustable or fixed 140ms min RESET2 timeout, and operates over -40°C to +85°C in SOT23-8 - critical for reliable µP power sequencing in dual-rail systems.
Technical Context
The MAX6392KA23+T implements two independent voltage monitors: a primary comparator on VCC (2.32V threshold) controlling RESET1 timing, and a secondary comparator on RESET IN2 referenced to 625mV, enabling flexible slave-supply monitoring. RESET1 deasserts ≥140ms after VCC exceeds 2.32V; RESET2 deasserts ≥140ms (or user-adjustable via CSRT capacitor) after both VCC and RESET IN2 exceed their thresholds, with strict power-up ordering (RESET2 always deasserts after RESET1) and power-down ordering (RESET2 asserts before RESET1).
It integrates an active-low manual reset (MR) with 50µs minimum pulse width and 100ns glitch rejection, internally pulled up to VCC via 47kΩ. RESET1 is push-pull (VOH = 0.8×VCC at ISOURCE = 800µA), while RESET2 is open-drain with internal 47kΩ pullup resistor R2 - supporting independent VOH level setting without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Reset Threshold | 2.32V (factory-fixed, nominal), ±0.065V tolerance - sets precise brownout detection point for master supply |
| RESET IN2 Threshold | 625mV (internal reference), adjustable via external resistor divider - enables monitoring of supplies as low as 625mV |
| RESET1 Timeout | 140ms (min), fixed - ensures stable processor initialization before release of primary reset |
| RESET2 Timeout | 140ms (min) fixed or capacitor-adjustable (e.g., 3.1ms with 1500pF) - provides configurable delay for secondary subsystem sequencing |
| Supply Current | 15µA typical - enables ultra-low-power operation in battery-backed or energy-sensitive systems |
| Operating Temperature | -40°C to +85°C - qualified for industrial and embedded computing environments |
| Reset Validity Range | VCC ≥ 1.0V - guarantees functional reset generation even during deep brownout conditions |
Pinout & Package
MAX6392KA23+T is housed in an 8-pin SOT23 package (JEDEC MO-178 compliant, 1.95mm × 2.80mm footprint, 1.30mm height), optimized for high-density PCB layouts in space-constrained applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RESET IN2 | Secondary supply monitor input | High-impedance comparator input referenced to 625mV; accepts external resistive divider to set custom reset threshold |
| 2 - VCC | Main supply and master monitor input | Power source and primary reset trigger; asserts both resets when falling below 2.32V |
| 3 - CSRT | RESET2 timeout configuration node | Connect to VCC for fixed 140ms timeout; connect to capacitor-to-ground for user-adjustable delay (e.g., 3.1ms @ 1500pF) |
| 4 - GND | Ground reference | Analog/digital common return; required for accurate threshold comparison and reset timing |
| 5 - RESET2 | Secondary reset output | Active-low open-drain output; deasserts only after RESET1 and both monitored supplies are valid |
| 6 - R2 | Internal pullup connection for RESET2 | 47kΩ internal resistor; connect to external VOH rail (e.g., 3.3V or 5V) to set RESET2 high-level voltage independently |
| 7 - RESET1 | Primary reset output | Active-low push-pull output; provides full-rail drive without external pullup; timing fully internal and fixed |
| 8 - MR | Manual reset input | Active-low, internally pulled up to VCC via 47kΩ; forces simultaneous assertion of RESET1 and RESET2 on activation |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced dual-reset architecture | Guarantees RESET2 deasserts strictly after RESET1 on power-up and asserts before RESET1 on power-down - eliminates race conditions in multi-processor systems |
| Capacitor-adjustable RESET2 timeout | Enables precise tuning of secondary reset delay (e.g., 3.1ms to >100ms) using a single external capacitor on CSRT, replacing multiple discrete timing components |
| Manual reset with glitch immunity | MR input rejects transients <100ns and requires ≥50µs pulse width - prevents spurious resets from noise or switch bounce |
| Independent VOH control for open-drain outputs | R2 terminal allows RESET2 to be pulled to any logic rail (e.g., 1.8V, 3.3V, or 5V), enabling mixed-voltage system interfacing without level shifters |
| Brownout immunity down to VCC = 1V | Ensures reliable reset assertion even during severe undervoltage events where many supervisory ICs fail to operate |
Applications
| Industrial Controllers | Servers / Workstations |
|---|---|
Use Scenario: Power sequencing for FPGA + ARM SoC dual-rail system with 1.2V core and 3.3V I/O rails. IC Role / Device Role / Timing Role: Primary supervisor enforcing strict power-up order: 1.2V rail stabilized → RESET1 released → 3.3V rail stabilized → RESET2 released. Use Value: Prevents FPGA configuration corruption by ensuring core logic is fully powered and stable before I/O peripherals initialize. |
Use Scenario: Dual-CPU server board requiring coordinated reset of main CPU and management controller (BMC). IC Role / Device Role / Timing Role: Generates time-gated RESET2 for BMC only after main CPU's RESET1 has deasserted and both VCC and BMC supply (via RESET IN2) are valid. Use Value: Eliminates BMC boot failure due to premature release of its reset signal before main CPU firmware initializes shared resources. |
| Printers / MFPs | Set-Top Boxes |
Use Scenario: Multivoltage printer engine with motor driver (12V), MCU (3.3V), and sensor interface (1.8V). IC Role / Device Role / Timing Role: Monitors 3.3V (VCC) and 1.8V (via RESET IN2 divider); sequences RESET1 (MCU) before RESET2 (sensor interface) to ensure firmware readiness before peripheral enable. Use Value: Avoids sensor data loss during startup by delaying sensor initialization until MCU firmware is fully operational. |
Use Scenario: STB with SoC (1.1V core), DDR memory (1.5V), and HDMI PHY (3.3V), all requiring staggered power-on. IC Role / Device Role / Timing Role: Uses CSRT capacitor to set ~200ms RESET2 delay, releasing HDMI PHY reset only after SoC and DDR are fully initialized and configured. Use Value: Prevents HDMI link training failures caused by PHY reset release before SoC completes display subsystem setup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6392KA26+T | VCC reset threshold = 2.63V (vs. 2.32V); otherwise identical pinout, timing, and features | Used where higher master-supply brownout threshold is required (e.g., 2.5V systems with tighter margin) | Select MAX6392KA26+T only if system VCC nominal is ≥2.5V and 2.63V threshold better matches design margin requirements. |
| TPS3808G18DBVR | Single-supply monitor (1.8V threshold), no secondary input or sequenced outputs; SOT23-6 package | Lacks RESET IN2 monitoring and RESET2 sequencing - suitable only for single-rail systems needing basic reset | Choose TPS3808G18DBVR only for cost-sensitive, single-voltage applications where dual-monitoring and sequencing are unnecessary. |
Compared with MAX6392KA23+T, MAX6392KA26+T offers a higher VCC threshold but identical functionality and layout compatibility, while TPS3808G18DBVR reduces feature set and package size at the expense of dual-supply sequencing capability - making it unsuitable as a drop-in replacement.
Availability
MAX6392KA23+T is available at Aetrix Electronics and suitable for industrial controllers, servers/workstations, and printers requiring stable component supply, long-term lifecycle support, and guaranteed lead-free compliance.
Supply support for MAX6392KA23+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, computing, and communications applications.
The MAX6391/MAX6392 product line delivers dual-voltage supervisory circuits with sequenced reset outputs, specifically engineered for reliable power-up/down sequencing in multirail embedded systems where timing-critical reset coordination is essential.
FAQ
What is the factory-set VCC reset threshold voltage for MAX6392KA23+T?
The MAX6392KA23+T has a factory-set VCC reset threshold of 2.32V (nominal), with a specified range of 2.25V to 2.38V across temperature and process variation. This value is laser-trimmed during production and cannot be adjusted. It is confirmed in the Electrical Characteristics table under "VCC Reset Threshold (VTH1)" for the "MAX639_UA23" variant, and matches the "KA23" suffix in the Selector Guide. The MAX6392KA23+T uses this exact threshold to initiate reset assertion when the master supply falls below this level.
How does the CSRT pin configure RESET2 timeout behavior in MAX6392KA23+T?
In the MAX6392KA23+T, the CSRT pin determines whether RESET2 uses a fixed or adjustable timeout: connecting CSRT to VCC selects the fixed 140ms (minimum) delay, while connecting CSRT to an external capacitor (to ground) enables user-adjustable timing based on the formula tRP2 ≈ 2.08 × 10⁶ × CCSRT seconds. For example, a 1500pF capacitor yields ~3.1ms. This configuration is electrically detected internally - no register programming is involved. The MAX6392KA23+T's CSRT pin must never float; incorrect termination will cause undefined RESET2 behavior.
Does MAX6392KA23+T support independent voltage levels for RESET1 and RESET2 high states?
Yes. RESET1 is push-pull and drives actively to VCC (VOH = 0.8 × VCC at 800µA), while RESET2 is open-drain and relies on external pullup via the R2 terminal. By connecting R2 to a voltage rail other than VCC (e.g., 3.3V or 1.8V), RESET2's high state can be set independently - enabling direct interfacing with mixed-voltage logic families without level shifters. This capability is intrinsic to the MAX6392KA23+T's architecture and is documented in the Pin Description and Applications Information sections.
What is the minimum pulse width required on the MR pin to assert reset in MAX6392KA23+T?
The MR pin of the MAX6392KA23+T requires a minimum low pulse width of 50µs to reliably assert both RESET1 and RESET2. This specification is guaranteed across the full -40°C to +85°C operating range and is listed in the Electrical Characteristics table under "MR Minimum Pulse Width". Pulses shorter than 50µs may be ignored due to the internal 100ns glitch rejection filter. The MAX6392KA23+T's MR input is internally pulled up to VCC via 47kΩ, so an external pullup is not needed unless a different voltage reference is desired.
Can MAX6392KA23+T monitor a 1.2V supply as the secondary voltage (RESET IN2)?
Yes. The MAX6392KA23+T's RESET IN2 input monitors against a fixed 625mV internal reference, so a 1.2V supply can be monitored by using an external resistive divider (e.g., R3 = 430kΩ, R4 = 500kΩ) to scale 1.2V down to 625mV at the pin. The divider ratio is calculated as R3/R4 = (1.2V / 0.625V) − 1 ≈ 0.92. This method is explicitly validated in the "Monitoring Voltages Other Than VCC" section of the datasheet and applies directly to the MAX6392KA23+T without modification.
MAX6392KA23+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 2.32V, Adj
- Output:
- Open Drain, Push-Pull
- Reset:
- Active Low
- Reset Timeout:
- 140ms/Adjustable Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6392KA23+T FAQ
1.How can I place an order for MAX6392KA23+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6392KA23+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6392KA23+T reliable?
The price and inventory of MAX6392KA23+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6392KA23+T is usually 5 days.
3.What payment methods are accepted for MAX6392KA23+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6392KA23+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6392KA23+T?
MAX6392KA23+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6392KA23+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6392KA23+T?
For technical support, including MAX6392KA23+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6392KA23+T requirements.
6.How does Aetrix verify that MAX6392KA23+T is sourced from the original manufacturer or authorized distributors?
All MAX6392KA23+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6392KA23+T meets industry standards.
7.What is the process for return or replacement of MAX6392KA23+T?
All MAX6392KA23+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6392KA23+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6392KA23+T part is unused and in its original packaging.
Return procedure for MAX6392KA23+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6392KA23+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
