Analog Devices Inc./Maxim Integrated MAX6399ATA
- Part No.:
- MAX6399ATA
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6399ATA.pdf
- Description:
- IC SUPERVISOR VOLT PROT CONTRLR
- Quantity:
- Payment:

- Shipping:

Inventory:120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6399ATA from Maxim Integrated is a high-voltage overvoltage/undervoltage protection switch controller that monitors DC-DC converter input and output voltages, drives an external n-channel MOSFET via charge-pump GATE output (VGS = 10V), latches off during overvoltage faults, and provides open-drain POK signaling. It operates from 5.75V to 72V, features adjustable thresholds (SET = 0.5V typ, OUT_SET = 1.23V typ), and is rated for -40°C to +125°C.
For engineers reviewing the MAX6399ATA datasheet, MAX6399ATA pinout, MAX6399ATA application, or MAX6399ATA equivalent, this device supports precise DC-DC rail protection in telecom power systems, server VRM supervision, RAID storage power sequencing, and hot-swap input transient mitigation - with attention to GATE latch behavior, thermal shutdown coordination, and resistor-divider threshold programming.
Technical Context
The MAX6399ATA implements dual-threshold monitoring: SET pin detects DC-DC output overvoltage using a 0.5V rising comparator with 5% hysteresis, while OUT_SET senses DC-DC input undervoltage via a 1.23V rising threshold. Its internal charge pump generates GATE voltage 10V above IN (for VIN ≥14V), ensuring full enhancement of external n-channel MOSFETs with RDS(ON) down to milliohm levels.
GATE output latches low on overvoltage fault and remains latched until SHDN toggle or IN power cycle; POK asserts low when OUT_SET falls below threshold; thermal shutdown activates at +150°C with 20°C hysteresis. All functions operate across full -40°C to +125°C ambient range with guaranteed performance at extremes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 5.75V to 72V - supports wide-input industrial and telecom DC supplies without external regulators. |
| Overvoltage Threshold (SET) | 0.480V to 0.517V - sets programmable output overvoltage limit via resistor divider; 5% hysteresis prevents chatter. |
| Undervoltage Threshold (OUT_SET) | 1.205V to 1.258V - defines adjustable input undervoltage lockout point for power-good signaling. |
| GATE Output High Voltage | VIN + 10V (typ) - ensures robust n-MOSFET enhancement even at high input rails, minimizing conduction loss. |
| GATE Sink Capability | 20mA - enables fast turn-off (<400ns typical) of large gate capacitance MOSFETs during overvoltage events. |
| Thermal Shutdown Threshold | +150°C - protects against MOSFET overheating; 20°C hysteresis prevents oscillation near trip point. |
| Operating Temperature Range | -40°C to +125°C - fully specified for under-hood, base station, and server board environments. |
Pinout & Package
MAX6399ATA is housed in an 8-pin TDFN package (3mm × 3mm × 0.8mm) with exposed pad (EP) for thermal dissipation; EP must be connected to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 IN | Supply Input | Bypassed with ≥10µF capacitor; powers internal circuitry and charge pump; absolute max 80V. |
| 2 SHDN | Active-Low Shutdown | Drives GATE low to disable MOSFET; internally pulled down; toggling unlatches GATE after overvoltage fault. |
| 3 SET | Output Overvoltage Sense | 0.5V threshold comparator input; connects to resistor divider from DC-DC output to set OV limit. |
| 4 POK | Power-OK Open-Drain Output | Asserts low when OUT_SET < 1.23V; requires external pullup; valid down to VIN = 1.5V. |
| 5 GND | Ground Reference | Common return for all analog and digital functions; connects to EP for thermal path. |
| 6 GATE | n-MOSFET Gate Driver | Charge-pump output sourcing 100µA to VIN + 10V; sinks 20mA for fast turn-off; clamped to 13.8–18.0V vs OUT. |
| 7 OUT | Source-Sense Node | Connects to source of external n-MOSFET; used as reference for GATE-to-OUT clamp and current path sensing. |
| 8 OUT_SET | Input Undervoltage Sense | 1.23V threshold comparator input; connects to resistor divider from OUT to set UV lockout level. |
Key Features
| Feature | Design Value |
|---|---|
| Internal Charge Pump | Guarantees 10V gate-to-source drive across full 5.75–72V input range, enabling low-RDS(ON) n-MOSFET selection without external boost. |
| Latched GATE Off-State | Prevents automatic recovery after overvoltage fault - requires explicit SHDN toggle or power cycle, eliminating unsafe auto-retry in critical systems. |
| Adjustable Dual Thresholds | Independent SET (OV) and OUT_SET (UV) inputs allow system-specific trip points for both DC-DC output overvoltage and input undervoltage detection. |
| Thermal Shutdown Coordination | +150°C junction trip with 20°C hysteresis, designed to track external MOSFET temperature when mounted on same thermal island. |
| Wide-Temperature Operation | Full electrical specification from -40°C to +125°C - no derating required for automotive under-hood or telecom base station deployments. |
Applications
| Telecom Power Supervision | Server VRM Protection |
|---|---|
Use Scenario: Monitoring 48V intermediate bus in telecom shelf power distribution to prevent downstream damage from DC-DC converter failure. IC Role / Device Role / Timing Role: Acts as overvoltage guard between intermediate bus and load; latches off within 400ns of SET threshold violation. Use Value: Prevents catastrophic failure propagation by isolating faulty VRMs before output overshoot exceeds 5.5V on 3.3V rails. |
Use Scenario: Protecting CPU/GPU VRM inputs in dual-socket servers where input transients may exceed 60V during hot-swap events. IC Role / Device Role / Timing Role: Serves as input overvoltage cutoff controller; uses SET pin to monitor VRM input and trigger GATE latch. Use Value: Enables compliance with IEC 61000-4-5 Level 4 surge immunity by disconnecting load before transient energy damages VRM FETs. |
| RAID Storage Power Sequencing | Industrial Hot-Swap Module |
Use Scenario: Ensuring clean power-up of multi-drive RAID controllers where undervoltage on 12V bus must halt enable signals before disk spin-up. IC Role / Device Role / Timing Role: Generates POK signal tied to EN input of downstream DC-DC; asserts only when OUT_SET > 1.23V. Use Value: Eliminates partial-power states that cause firmware corruption by enforcing strict 12V UVLO before controller initialization. |
Use Scenario: Safeguarding field-replaceable modules in programmable logic controllers subjected to repeated hot-plug cycles with inductive kickback. IC Role / Device Role / Timing Role: Functions as transient-aware protection switch; GATE latches off during input ringing exceeding 72V. Use Value: Extends module lifetime by preventing cumulative stress on MOSFET gate oxide during repeated 100Vpk transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar overvoltage/undervoltage protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS26631RGER | Integrated 60V eFuse with current limiting; no external MOSFET needed; fixed OV/UV thresholds (no resistor-divider adjustment). | Best for space-constrained designs needing current foldback but lacking flexibility for custom threshold tuning. | Select when board area is premium and fixed 60V OV/10V UV thresholds suffice; not suitable for 72V operation or precision threshold setting. |
| LT4363IMS-2#PBF | 75V-rated surge protector with adjustable OV/UV, but requires external gate resistor for slew control; no integrated charge pump (needs bootstrap cap). | Preferred for high-energy transient suppression (e.g., 100V/100ms surges) where thermal shutdown coordination is less critical than peak clamping. | Choose for MIL-STD-1275E compliance; avoid if charge-pump simplicity and guaranteed 10V VGS are required for low-RDS(ON) MOSFETs. |
Compared with TPS26631RGER and LT4363IMS-2#PBF, the MAX6399ATA uniquely combines 72V operation, resistor-programmable thresholds, integrated charge pump, and latch-only fault response - making it optimal for high-reliability telecom and server power domains requiring deterministic isolation behavior and thermal co-location with the protected MOSFET.
Availability
MAX6399ATA is available at Aetrix Electronics and suitable for telecom infrastructure, server power management, and industrial RAID storage applications requiring stable component supply, long-term lifecycle support, and guaranteed -40°C to +125°C operation.
Supply support for MAX6399ATA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, communications, and computing applications.
The MAX6399ATA belongs to Maxim's high-voltage protection controller product line, engineered specifically for reliable DC-DC converter supervision in telecom and server power systems where overvoltage latch behavior and thermal coordination with external MOSFETs are critical design requirements.
FAQ
What is the maximum input voltage the MAX6399ATA can withstand?
The MAX6399ATA has an absolute maximum IN voltage rating of +80V. Its operational supply range is specified from 5.75V to 72V, meaning it functions reliably up to 72V under normal conditions. Exceeding 72V risks violating the guaranteed electrical characteristics, though the 80V absolute max provides limited transient margin. For sustained 72V+ operation, external clamping (e.g., TVS diode) is recommended. The MAX6399ATA must never be biased beyond 80V on any pin.
How does the MAX6399ATA's GATE latch behavior differ from standard eFuses?
Unlike most eFuses that auto-retry after fault clearance, the MAX6399ATA's GATE output remains latched off indefinitely after an overvoltage event - it will not recover until either the IN supply is cycled or the SHDN pin is actively toggled. This eliminates uncontrolled reconnection during unstable conditions. The MAX6399ATA thus provides deterministic, operator- or system-controlled reset behavior essential for safety-critical telecom and server power domains.
Can the MAX6399ATA drive a MOSFET without an external gate resistor?
Yes - the MAX6399ATA's internal charge pump and 20mA GATE sink capability allow direct connection to small-to-medium gate capacitance n-MOSFETs (e.g., ≤10nF) without external gate resistors. However, for larger MOSFETs or when controlling inrush slew rate, a series gate resistor is recommended per Figure 5 in the datasheet. The MAX6399ATA's GATE driver is optimized for fast switching but does not include built-in slew control; external components manage EMI and dV/dt.
What is the purpose of the exposed pad (EP) on the MAX6399ATA package?
The exposed pad (EP) on the MAX6399ATA's TDFN-8 package serves as the primary thermal path to the PCB ground plane. It must be soldered directly to a solid copper GND pour to ensure effective heat dissipation - especially critical for thermal shutdown coordination with the external MOSFET. Electrical connection to GND is mandatory; floating or unconnected EP degrades thermal performance and may cause premature thermal shutdown or parameter drift. The MAX6399ATA's reliability and full -40°C to +125°C specification depend on proper EP mounting.
How do I calculate the resistor divider for the OUT_SET pin to set a 9V undervoltage threshold?
To set a 9V undervoltage threshold on OUT_SET, use R2 = (VTH × RTOTAL) / VUV, where VTH = 1.23V (OUT_SET threshold), VUV = 9V, and RTOTAL ≤ 1.8MΩ (to maintain ≥100× ISET bias current). Selecting RTOTAL = 1.79MΩ yields R2 = 246kΩ and R1 = 1.544MΩ. Standard values: R1 = 1.54MΩ, R2 = 246kΩ. This configuration ensures accurate UVLO activation at 9V while keeping input bias error <0.5%. The MAX6399ATA's OUT_SET input draws only ±50nA, enabling high-impedance dividers.
MAX6399ATA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Regulator/Supervisor
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- -
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
MAX6399ATA FAQ
1.How can I place an order for MAX6399ATA through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6399ATA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6399ATA reliable?
The price and inventory of MAX6399ATA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6399ATA is usually 5 days.
3.What payment methods are accepted for MAX6399ATA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6399ATA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6399ATA?
MAX6399ATA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6399ATA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6399ATA?
For technical support, including MAX6399ATA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6399ATA requirements.
6.How does Aetrix verify that MAX6399ATA is sourced from the original manufacturer or authorized distributors?
All MAX6399ATA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6399ATA meets industry standards.
7.What is the process for return or replacement of MAX6399ATA?
All MAX6399ATA units undergo pre-shipment inspection (PSI). If there is an issue with MAX6399ATA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6399ATA part is unused and in its original packaging.
Return procedure for MAX6399ATA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6399ATA Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

