My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6686AU75L+T
- Part No.:
- MAX6686AU75L+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Thermostats - Solid State
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX6686AU75L+T.pdf
- Description:
- THERMOSTAT ACT LOW OPEN DR 8UMAX
- Quantity:
- Payment:
- Shipping:
Inventory:2,908
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6686AU75L+T from Maxim Integrated is a dual-output remote-junction temperature switch with factory-programmed +120°C upper trip threshold and pin-selectable lower threshold ranging from +75°C to +115°C in 5°C steps. It features open-drain, active-low THIGH and TLOW outputs, 1.5°C accuracy, and operates from 3.0V to 5.5V at 200µA typical supply current. Used for CPU thermal shutdown and fan control in embedded computing systems.
For engineers reviewing the MAX6686AU75L+T datasheet, MAX6686AU75L+T pinout, MAX6686AU75L+T application, or MAX6686AU75L+T equivalent, key selection criteria include verified remote diode interface compatibility, confirmed +75°C–+115°C lower threshold range, open-drain output drive capability, µMAX package footprint, and hysteresis behavior under varying VDD conditions.
Technical Context
The MAX6686AU75L+T integrates a precision remote-junction sensor with two independent comparators: one fixed at +120°C (THIGH), the other programmable via S1/S2 pins across +75°C to +115°C (TLOW). Both outputs feature 5°C hysteresis to prevent chatter near thresholds.
It sources 8–12µA bias current into the external PNP sensing transistor's emitter (DXP) and sinks matching current from base (DXN), enabling accurate die-temperature measurement. The device uses oversampling and internal filtering to reject noise on DXP/DXN lines, requiring external 2200pF ceramic capacitor placement per layout guidelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Upper Trip Threshold | +120°C factory preset - triggers THIGH assertion for thermal shutdown at fixed high-temperature limit |
| Lower Trip Range | +75°C to +115°C in 5°C increments - selected by S1/S2 logic states before power-up |
| Temperature Accuracy | ±1.5°C over 0°C to +100°C ambient - ensures reliable trip point repeatability in CPU and FPGA thermal protection |
| Supply Voltage Range | 3.0V to 5.5V - supports direct interface with 3.3V and 5V system rails without level-shifting |
| Supply Current | 200µA typical - enables low-power thermal monitoring in always-on subsystems |
| Hysteresis | 5°C typical - prevents output oscillation during slow temperature transitions near threshold |
| Output Type | Open-drain, active-low THIGH and TLOW - allows wired-OR logic, flexible pull-up voltage selection up to 5.5V |
Pinout & Package
MAX6686AU75L+T is housed in an 8-pin µMAX package (3.05mm × 3.05mm × 0.8mm, 0.65mm pitch), compatible with standard surface-mount reflow processes and offering compact integration in space-constrained thermal management circuits.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | 3.0V–5.5V rail; requires local 0.1µF bypass capacitor to GND for stable operation |
| GND | Ground reference | Common return path for all internal circuitry and DXP/DXN bias currents |
| DXP | Sense junction anode connection | Sources 8–12µA into emitter of external PNP transistor; connects to CPU die sensing diode anode |
| DXN | Sense junction cathode connection | Sinks matching current from base of external PNP; must be shorted directly to GND pin |
| THIGH | Upper threshold alarm output | Open-drain, active-low - asserts when remote temperature exceeds +120°C; requires external pull-up |
| TLOW | Lower threshold alarm output | Open-drain, active-low - asserts when remote temperature exceeds programmed lower threshold (+75°C to +115°C) |
| S1 | Threshold select input | Logic input (GND/VDD/floating) used with S2 to set lower trip point before VDD power-up |
| S2 | Threshold select input | Logic input (GND/VDD/floating) used with S1 to define exact lower threshold per Table 1 |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent trip points | Enables hierarchical thermal response: early warning (TLOW) and critical shutdown (THIGH) from single sensor interface |
| Pin-programmable lower threshold | Eight discrete settings (+75°C to +115°C) configured via S1/S2 without firmware or external programming hardware |
| Remote diode interface optimization | Integrated current source/sink and oversampling eliminate need for external ADC or signal conditioning for CPU/FPGA die temp |
| Low quiescent current | 200µA average supply current allows continuous monitoring in battery-backed or energy-sensitive subsystems |
| Noise-immune sensing architecture | Combined DXP/DXN differential pair, internal filtering, and mandatory 2200pF capacitor suppress EMI from switching regulators and digital noise |
Applications
| CPU Thermal Protection | Fan Speed Control |
|---|---|
|
Use Scenario: Monitoring processor die temperature in x86 or ARM-based servers and workstations. IC Role / Device Role / Timing Role: Remote-junction temperature switch providing hardware-level overtemperature detection independent of OS or BMC. Use Value: Prevents silicon damage by asserting THIGH at +120°C to trigger immediate system shutdown before thermal runaway occurs. |
Use Scenario: Dynamically adjusting cooling fan speed based on real-time CPU temperature trends. IC Role / Device Role / Timing Role: Dual-threshold comparator generating early warning (TLOW) and critical alert (THIGH) signals for PWM fan controller logic. Use Value: Enables two-stage fan response: moderate speed increase at +90°C (TLOW), full-speed emergency cooling at +120°C (THIGH). |
| FPGA Thermal Management | Multichip Module (MCM) Monitoring |
|
Use Scenario: Protecting high-density FPGA packages with integrated thermal diodes in telecom and test equipment. IC Role / Device Role / Timing Role: Standalone analog thermal monitor interfacing directly to FPGA's on-die PNP sensing junction. Use Value: Delivers ±1.5°C accuracy without FPGA resource usage or software overhead - critical for deterministic thermal safety. |
Use Scenario: Ensuring safe operating temperature across stacked ICs in advanced SiP and MCM assemblies. IC Role / Device Role / Timing Role: Single-point remote sensor managing thermal limits for multiple adjacent dies sharing common heat spreader. Use Value: Reduces BOM count vs. discrete sensors per die while maintaining independent upper/lower trip control for staged derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output remote-junction temperature switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6685AU75L+T | CMOS push-pull, active-high TLOW output instead of open-drain active-low; identical THIGH, thresholds, and accuracy | Requires different logic polarity handling in downstream circuitry; not drop-in compatible with open-drain bus architectures | Select MAX6685AU75L+T only if system design expects active-high TLOW and can accommodate non-wired-OR output structure |
| LM95235CIMM/NOPB | Single-output, SMBus/I²C digital temperature sensor with 11-bit resolution; no factory-trip thresholds or dual alarms | Requires microcontroller polling and firmware-based alarm generation; lacks autonomous hardware shutdown capability | Choose LM95235CIMM/NOPB when digital interface, higher resolution, or configurable registers are prioritized over autonomous dual-threshold response |
Compared with MAX6685AU75L+T and LM95235CIMM/NOPB, the MAX6686AU75L+T uniquely delivers hardware-decoupled, open-drain dual alarms with fixed +120°C upper limit and selectable +75°C–+115°C lower limit - enabling immediate, firmware-free thermal intervention in safety-critical embedded systems.
Availability
MAX6686AU75L+T is available at Aetrix Electronics and suitable for CPU thermal protection, FPGA thermal management, and multichip module monitoring requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for MAX6686AU75L+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power, sensing, and interface applications in industrial, computing, and communications systems.
The MAX6685/MAX6686 product line was engineered specifically for autonomous, low-power remote-junction thermal monitoring in high-performance processors and FPGAs - delivering hardware-based trip decisions without host processor involvement.
FAQ
What is the factory-programmed upper trip threshold for MAX6686AU75L+T?
The MAX6686AU75L+T has a factory-programmed upper trip threshold of +120°C. This value is fixed and cannot be adjusted. When the remote-sensed temperature exceeds +120°C, the THIGH output asserts low. This specification is guaranteed across the full operating temperature range of -40°C to +125°C ambient and is documented in the Electrical Characteristics table of the MAX6686AU75L+T datasheet.
How do I configure the lower trip threshold of MAX6686AU75L+T to +90°C?
To set the MAX6686AU75L+T lower trip threshold to +90°C, connect S1 to GND and S2 to VDD before applying power to VDD. This configuration corresponds to the +90°C setting within the +75°C to +115°C range. The threshold is latched at power-on and remains fixed until the next power cycle; changing S1/S2 states after power-up has no effect on the current threshold.
What type of external sensing element is required for MAX6686AU75L+T?
The MAX6686AU75L+T requires an external PNP transistor with base shorted to collector (diode-connected), such as the 2N3904 or SST3904. It is optimized for CPU and FPGA on-die PNP sensing junctions where the collector is grounded, emitter connects to DXP, and base connects to DXN. Discrete diodes are not supported - only diode-connected transistors provide the required VBE consistency and current gain characteristics.
Does MAX6686AU75L+T support both THIGH and TLOW outputs simultaneously active?
Yes, MAX6686AU75L+T supports simultaneous assertion of THIGH and TLOW when the remote temperature exceeds both the lower and upper thresholds. For example, at +125°C, both outputs will be low (active) since +125°C > +120°C (THIGH trip) and > +90°C (if TLOW is set to +90°C). Each output operates independently with its own 5°C hysteresis, allowing distinct deassertion points.
What is the recommended capacitor value between DXP and DXN for MAX6686AU75L+T?
The recommended capacitor between DXP and DXN for MAX6686AU75L+T is 2200pF ceramic, placed as close as possible to the pins. This capacitor filters high-frequency noise and maintains ±1°C accuracy. Deviations exceeding ±50% from 2200pF (i.e., outside 1100pF–3300pF) may introduce up to ±1°C error in trip threshold, as validated in the Typical Operating Characteristics graphs of the MAX6686AU75L+T datasheet.
MAX6686AU75L+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Trip Temperature Threshold:
- Hot
- Switching Temperature:
- 75°C ~ 115°C, 120°C
- Accuracy:
- ±1.5°C
- Current - Output (Max):
- 20mA
- Output Type:
- Open Drain
- Output:
- Active Low
- Output Function:
- OverTemp, /OverTemp
- Selectable Hysteresis:
- No
- Features:
- Selectable Trip Point
- Voltage - Supply:
- 3 V ~ 5.5 V
- Current - Supply:
- 200µA
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-uMAX/uSOP
MAX6686AU75L+T FAQ
1.How can I place an order for MAX6686AU75L+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6686AU75L+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6686AU75L+T reliable?
The price and inventory of MAX6686AU75L+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6686AU75L+T is usually 5 days.
3.What payment methods are accepted for MAX6686AU75L+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6686AU75L+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6686AU75L+T?
MAX6686AU75L+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6686AU75L+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6686AU75L+T?
For technical support, including MAX6686AU75L+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6686AU75L+T requirements.
6.How does Aetrix verify that MAX6686AU75L+T is sourced from the original manufacturer or authorized distributors?
All MAX6686AU75L+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6686AU75L+T meets industry standards.
7.What is the process for return or replacement of MAX6686AU75L+T?
All MAX6686AU75L+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6686AU75L+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6686AU75L+T part is unused and in its original packaging.
Return procedure for MAX6686AU75L+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6686AU75L+T Tags
-
N34TS04MT3ETG
onsemi
-
MCP9501PT-095E/OT
Microchip Technology
-
TMP390AQDRLRQ1
Texas Instruments
-
TC6501P125VCTTR
Microchip Technology
-
LM26CIM5-RPA/NOPB
Texas Instruments
-
MCP9509HT-E/OT
Microchip Technology
-
MCP9509CT-E/OT
Microchip Technology
-
MCP9510HT-E/CH
Microchip Technology
-
TC622VOA
Microchip Technology
-
TC620CEOA
Microchip Technology
-
TC622VAT
Microchip Technology
-
MAX6509HAUK+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
