Analog Devices Inc./Maxim Integrated MAX6709AUB+T
- Part No.:
- MAX6709AUB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX6709AUB+T.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 10UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:1,032
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6709AUB+T from Maxim Integrated is a quad voltage monitor IC for multivoltage systems, featuring four independent open-drain power-good outputs (PWRGD1–PWRGD4), factory-trimmed thresholds for 5.0V/3.3V/2.5V inputs with ±10% tolerance, and an adjustable input (IN4) supporting down to 0.62V via external resistor divider. It consumes only 35µA typical supply current and operates from 2.0V to 5.5V over –40°C to +85°C - used in server power sequencing and telecom board-level supervision.
For engineers reviewing the MAX6709AUB+T datasheet, MAX6709AUB+T pinout, MAX6709AUB+T application, or MAX6709AUB+T equivalent, key selection criteria include its 10-pin µMAX package, independent active-low open-drain outputs with 10µA internal pullup to VCC, ±2.0% threshold accuracy, immunity to supply transients, and support for wire-ORed power-good signaling in high-reliability embedded systems.
Technical Context
The MAX6709AUB+T integrates four precision comparators with an internal 0.62V bandgap reference and factory-laser-trimmed resistor-divider networks to set fixed thresholds for IN1 (5.0V), IN2 (3.3V), IN3 (2.5V), and adjustable IN4. Each comparator drives a dedicated open-drain output with weak 10µA internal pullup to VCC, enabling direct interfacing with 1.8V–5.5V logic without external pullups.
An undervoltage lockout circuit forces all PWRGD_ outputs low when VCC drops below 2.0V, and built-in 0.3% threshold hysteresis eliminates noise-induced oscillation without external components. The device uses BiCMOS process technology (1029 transistors) and is fully specified across –40°C to +85°C with <60 ppm/°C threshold temperature coefficient.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0V to 5.5V - supports direct connection to monitored rails including 3.3V and 5V supplies without level-shifting. |
| Supply Current (typ) | 35µA at VCC = 5V - enables use in always-on supervisory circuits with minimal impact on system quiescent power. |
| Threshold Accuracy | ±2.0% over temperature - ensures reliable power-good assertion timing across industrial temperature range. |
| Input Thresholds | IN1 = 4.50V (–10%), IN2 = 3.00V (–10%), IN3 = 2.25V (–10%), IN4 = 0.609V to 0.635V - matches common LDO and DC-DC output tolerances. |
| Output Type | Four independent active-low open-drain outputs with 10µA internal pullup to VCC - allows flexible wire-OR configuration and interface to mixed-voltage logic. |
| Operating Temperature | –40°C to +85°C - qualified for deployment in telecom line cards, industrial controllers, and network equipment. |
| Package | 10-pin µMAX (3.0mm × 3.0mm) - provides compact footprint for space-constrained multivoltage PCBs. |
Pinout & Package
The MAX6709AUB+T is housed in a 10-pin µMAX package (3.0mm × 3.0mm, 0.6mm height), lead-free, with exposed pad for thermal performance. Pin 1 is top-left corner (notch-marked), pin 10 is bottom-right.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN1 | Fixed 5.0V (–10%) monitor input - asserts PWRGD1 low when voltage falls below 4.50V. |
| 2 | IN2 | Fixed 3.3V (–10%) monitor input - asserts PWRGD2 low when voltage falls below 3.00V. |
| 3 | IN3 | Fixed 2.5V (–10%) monitor input - asserts PWRGD3 low when voltage falls below 2.25V. |
| 4 | IN4 | Adjustable monitor input - threshold set by external resistor divider referenced to 0.62V internal reference. |
| 5 | GND | Analog/digital ground reference - must be connected to system ground plane with low-impedance path. |
| 6 | PWRGD4 | Open-drain output for IN4 - active-low, internally pulled up to VCC with 10µA current source. |
| 7 | PWRGD3 | Open-drain output for IN3 - active-low, compatible with 1.8V–5.5V logic families via wire-OR. |
| 8 | PWRGD2 | Open-drain output for IN2 - shares same electrical characteristics as PWRGD1–PWRGD4. |
| 9 | PWRGD1 | Open-drain output for IN1 - provides dedicated power-good signal for primary 5V rail. |
| 10 | VCC | Power supply input - powers internal circuitry; undervoltage lockout disables all outputs if <2.0V. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent monitoring | Four separate voltage detection channels eliminate need for multiple discrete supervisors in multirail systems. |
| Factory-trimmed thresholds | IN1/IN2/IN3 thresholds laser-trimmed to ±2.0% accuracy - removes calibration overhead and external resistors. |
| Adjustable input (IN4) | Supports custom thresholds from 0.62V using external resistor divider - enables monitoring of nonstandard rails like 1.2V or 1.5V. |
| Low quiescent current | 35µA typical ICC - extends battery life in backup-supervised applications and reduces self-heating in dense layouts. |
| Transient-immune design | Built-in hysteresis (0.3% of VTH) and fast propagation delay (<5µs) reject short-duration supply glitches without false triggering. |
Applications
| Telecom Power Sequencing | Servers & Storage Controllers |
|---|---|
Use Scenario: Monitoring 5V, 3.3V, 2.5V, and auxiliary 1.2V rails during cold-start and hot-swap events in line-card power management. IC Role / Device Role / Timing Role: Quad voltage supervisor providing independent PWRGD signals to FPGA configuration logic and PMIC enable sequencing. Use Value: Ensures strict power-rail ordering and prevents latch-up by asserting each PWRGD only after its respective rail stabilizes within ±10% tolerance. | Use Scenario: Supervising redundant 12V-to-3.3V/5V DC-DC outputs and CPU core voltage in enterprise storage controller boards. IC Role / Device Role / Timing Role: Centralized rail health monitor feeding status to baseboard management controller (BMC) via wire-OR'd PWRGD bus. Use Value: Reduces component count vs. discrete supervisors while maintaining per-rail fault isolation and diagnostic granularity. |
| High-End Printers | Notebook Embedded Systems |
Use Scenario: Validating multiple motor driver, logic, and sensor supply rails in multifunction printer mainboards operating across wide ambient temperatures. IC Role / Device Role / Timing Role: System-level power integrity checker asserting global "power OK" only when all four monitored rails meet specification. Use Value: Prevents firmware execution on unstable supplies, reducing field failures caused by brownout-induced memory corruption. | Use Scenario: Monitoring 5V USB, 3.3V I/O, 2.5V display interface, and adjustable 1.8V DDR termination voltage in ultrabook platform designs. IC Role / Device Role / Timing Role: Compact voltage supervisor integrated into space-constrained EC (Embedded Controller) subsystem. Use Value: Enables single-chip solution for multi-supply validation without sacrificing layout area or adding BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6709BUB+T | Same pinout and architecture, but IN1–IN3 thresholds set to –5% tolerance (4.75V/3.15V/2.38V) instead of –10%. | Used where tighter supply regulation is required, e.g., high-precision analog subsystems or low-noise ADC references. | Select MAX6709BUB+T when system rails are guaranteed to stay within ±5%; otherwise MAX6709AUB+T's –10% margin better accommodates aging and load transients. |
| TPS3307-33DGNR | Triple voltage monitor (not quad); includes reset timeout and manual reset input; higher ICC (80µA); different pinout and no adjustable input. | Requires external logic or additional supervisor for fourth rail; suited for simpler 3-rail systems with reset timing needs. | Choose TPS3307-33DGNR only if exactly three rails require monitoring and manual reset functionality is mandatory; MAX6709AUB+T remains optimal for true quad-rail, no-reset applications. |
Compared with MAX6709BUB+T, the MAX6709AUB+T offers wider threshold margins for legacy or loosely regulated supplies, while versus TPS3307-33DGNR it delivers full quad monitoring in identical µMAX footprint without compromising on adjustability or ultra-low current draw.
Availability
The MAX6709AUB+T is available at Aetrix Electronics and suitable for telecommunications infrastructure, server motherboard design, and high-end printer power management requiring stable component supply and long-term production continuity.
Supply support for MAX6709AUB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX6709AUB+T belongs to Maxim's precision voltage supervisor product line, engineered specifically for multivoltage system power integrity assurance in space- and power-constrained applications.
FAQ
What is the function of the IN4 pin on the MAX6709AUB+T?
The IN4 pin on the MAX6709AUB+T is an adjustable voltage monitor input referenced to an internal 0.62V threshold. When used with an external resistor divider, it supports custom monitoring of voltages as low as 0.62V - for example, setting IN4 to detect a 1.2V rail by selecting R1/R2 such that VINTH = 0.62V × (R1 + R2)/R2 = 1.2V. This flexibility makes the MAX6709AUB+T adaptable to nonstandard supply voltages not covered by its fixed thresholds.
Does the MAX6709AUB+T provide reset timing or manual reset capability?
No, the MAX6709AUB+T does not include reset timing or manual reset functionality. It is a pure quad voltage monitor with four independent open-drain PWRGD outputs. For reset generation with timeout and MR support, the pin-compatible MAX6714 series (e.g., MAX6714AUB+T) should be used instead. The MAX6709AUB+T outputs assert only in response to monitored voltage deviations and lack internal timing circuitry or MR input pins.
Can the MAX6709AUB+T outputs drive standard CMOS logic directly?
Yes, the MAX6709AUB+T's PWRGD outputs can interface directly with standard CMOS logic. Each output is open-drain with a 10µA internal pullup to VCC, producing VOH ≥ 0.8 × VCC when unasserted and VOL ≤ 0.3V when asserted (at ISINK = 2mA). Since VCC ranges from 2.0V to 5.5V, this ensures compatibility with 1.8V, 2.5V, 3.3V, and 5V logic families - no external pullup is required unless interfacing to a voltage higher than VCC.
What is the temperature coefficient of the threshold voltage for the MAX6709AUB+T?
The MAX6709AUB+T has a threshold voltage temperature coefficient (TCVTH) of 60 ppm/°C, measured across the full operating range of –40°C to +85°C. This low drift ensures stable trip points despite ambient or self-heating variations - critical for maintaining accurate power-good assertion timing in thermally dynamic environments such as telecom chassis or high-density servers.
How does the MAX6709AUB+T handle undervoltage conditions on its own VCC supply?
The MAX6709AUB+T incorporates an internal undervoltage lockout (UVLO) circuit that forces all four PWRGD outputs low whenever VCC drops below 2.0V. This behavior prevents erratic output states during power ramp-up or brownout events. The UVLO remains active down to VCC = 1V (guaranteed from 0°C to +70°C), ensuring clean, predictable deassertion of all power-good signals even under severe supply collapse - a key reliability feature for fail-safe system initialization.
MAX6709AUB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 2.19V, 2.93V, 4.38V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- <1ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-uMAX/uSOP
MAX6709AUB+T FAQ
1.How can I place an order for MAX6709AUB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6709AUB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6709AUB+T reliable?
The price and inventory of MAX6709AUB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6709AUB+T is usually 5 days.
3.What payment methods are accepted for MAX6709AUB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6709AUB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6709AUB+T?
MAX6709AUB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6709AUB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6709AUB+T?
For technical support, including MAX6709AUB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6709AUB+T requirements.
6.How does Aetrix verify that MAX6709AUB+T is sourced from the original manufacturer or authorized distributors?
All MAX6709AUB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6709AUB+T meets industry standards.
7.What is the process for return or replacement of MAX6709AUB+T?
All MAX6709AUB+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6709AUB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6709AUB+T part is unused and in its original packaging.
Return procedure for MAX6709AUB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6709AUB+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

