My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6709BUB+T
- Part No.:
- MAX6709BUB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX6709BUB+T.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 10UMAX
- Quantity:
- Payment:
- Shipping:
Inventory:2,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6709BUB+T from Maxim Integrated is a quad voltage monitor IC for multivoltage systems, providing four independent active-low open-drain power-good outputs (PWRGD1–PWRGD4) with 10µA internal pullups to VCC, factory-trimmed thresholds for 5.0V/3.3V/2.5V inputs at ±5% tolerance, and adjustable monitoring down to 0.62V - used in server power sequencing and telecom board-level supervision.
For engineers reviewing the MAX6709BUB+T datasheet, MAX6709BUB+T pinout, MAX6709BUB+T application, or MAX6709BUB+T equivalent, this page delivers verified electrical parameters, µMAX package layout, real-world use cases in multivoltage computing systems, and validated alternative parts with documented functional distinctions.
Technical Context
The MAX6709BUB+T integrates four precision comparators with an internal 0.62V bandgap reference and factory-laser-trimmed resistor-divider networks for fixed-threshold monitoring of 5.0V, 3.3V, and 2.5V supplies at ±5% tolerance. Its fourth input (IN4) is adjustable via external resistor divider, enabling custom threshold setting from 0.62V upward.
An undervoltage lockout circuit forces all PWRGD outputs low when VCC drops below 2.0V; each output features high-input-impedance sensing and 0.3% typical hysteresis. The device operates across –40°C to +85°C with supply current of 35µA (typ) at 5V and supports wire-ORed power-good signaling via open-drain topology.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0V to 5.5V - powers the IC and defines minimum operating headroom for reliable output assertion. |
| Supply Current (typ) | 35µA at VCC = 5V - enables ultra-low-power supervision in battery-backed or energy-sensitive systems. |
| Threshold Accuracy | ±2.0% over temperature - ensures precise trip points without calibration or trimming components. |
| Input Threshold Options | 5.0V (4.75V), 3.3V (3.15V), 2.5V (2.38V) at –5% - matches common LDO and DC-DC output tolerances. |
| Adjustable Threshold Range | 0.609V to 0.635V (IN4) - allows monitoring of sub-1V rails using external resistor divider. |
| Output Type | Four independent open-drain PWRGD outputs with 10µA internal pullup to VCC - supports flexible logic interfacing and wire-OR configurations. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and telecom equipment environments. |
Pinout & Package
Package: 10-pin µMAX (3.0mm × 3.0mm, 0.6mm height, 0.5mm pitch), lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN1 | Fixed-threshold input for 5.0V nominal supply (trip at 4.75V, –5%). Monitored voltage must be stable during power-up. |
| 2 | IN2 | Fixed-threshold input for 3.3V nominal supply (trip at 3.15V, –5%). Supports clean power-good assertion before processor boot. |
| 3 | IN3 | Fixed-threshold input for 2.5V nominal supply (trip at 2.38V, –5%). Enables rail-specific sequencing control in FPGA or ASIC power domains. |
| 4 | IN4 | Adjustable-threshold input referenced to 0.62V - requires external resistor divider to set custom trip point (e.g., 1.2V, 1.8V). |
| 5 | GND | Analog/digital ground reference - must be connected to system ground plane with low-inductance path. |
| 6 | PWRGD4 | Active-low open-drain output asserting when IN4 falls below threshold - sinks up to 2mA, pulled up internally to VCC (10µA). |
| 7 | PWRGD3 | Active-low open-drain output asserting when IN3 falls below threshold - compatible with 1.8V/3.3V/5V logic families via external pullup. |
| 8 | PWRGD2 | Active-low open-drain output asserting when IN2 falls below threshold - supports daisy-chained reset propagation in multi-rail systems. |
| 9 | PWRGD1 | Active-low open-drain output asserting when IN1 falls below threshold - provides primary power-good signal for CPU or FPGA configuration. |
| 10 | VCC | Power supply input (2.0V–5.5V) - also monitored by internal UVLO; forces all outputs low if <2.0V. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent monitoring | Four separate comparator channels enable simultaneous validation of distinct power rails without shared timing or dependency. |
| Factory-trimmed thresholds | Eliminates need for external resistors on 5.0V/3.3V/2.5V inputs - reduces BOM count and PCB area in space-constrained designs. |
| Adjustable input (IN4) | Supports custom voltage monitoring (e.g., 1.2V core, 1.8V I/O) using two external resistors - extends usability beyond standard rails. |
| Internal 10µA pullup | Enables direct interface to 1.8V/3.3V/5V logic without external pullup resistors - simplifies level translation and reduces component count. |
| 0.3% typical hysteresis | Prevents output oscillation near trip point without external feedback components - improves noise immunity in noisy power environments. |
Applications
| Server Power Sequencing | Telecom Line Card Supervision |
|---|---|
Use Scenario: Monitoring 5V standby, 3.3V main, 2.5V FPGA core, and 1.2V DDR termination on a dual-processor server motherboard. IC Role / Device Role / Timing Role: Quad voltage monitor providing independent PWRGD signals to enable staged power-up and fault isolation per rail. Use Value: Enables deterministic boot sequence and early detection of individual rail failures before system initialization completes. |
Use Scenario: Validating multiple isolated DC-DC outputs (–48V derived 3.3V, 5V, 12V) on a carrier-grade Ethernet switch line card. IC Role / Device Role / Timing Role: Centralized power-good arbiter feeding OR'd signal to system controller and alarm manager. Use Value: Reduces discrete supervision components by 75% versus single-rail monitors while maintaining per-rail diagnostics. |
| Notebook Platform Power Management | Industrial Multivoltage PLC Module |
Use Scenario: Verifying 5V USB, 3.3V SoC I/O, 2.5V memory, and adjustable 1.8V display bias supply in a fanless ultrabook design. IC Role / Device Role / Timing Role: Low-quiescent-current supervisor ensuring rail stability prior to EC firmware execution. Use Value: Achieves <100µA total supervision current, extending battery life during suspend-to-RAM states. |
Use Scenario: Monitoring 24V field bus, 5V logic, 3.3V sensor interface, and adjustable 12V analog supply in a DIN-rail mounted PLC I/O module. IC Role / Device Role / Timing Role: Robust rail validator with extended temperature operation and transient-immune threshold detection. Use Value: Eliminates need for external RC filters or Schmitt triggers - improves startup reliability in electrically noisy factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6709CUB+T | Same 10-pin µMAX package and pinout; differs in IN3 threshold (1.8V @ –10%) and IN4 adjustability. | Targets systems requiring 1.8V core rail monitoring with looser tolerance; not suitable for 2.5V rail validation. | Select MAX6709CUB+T only when 1.8V/–10% and adjustable IN4 are required; MAX6709BUB+T is optimal for 2.5V/–5% accuracy-critical designs. |
| TPS3307-33DGNR | Triple voltage monitor (not quad); fixed 3.3V/2.5V/1.8V thresholds; no adjustable input; 8-pin MSOP package. | Lacks fourth channel and adjustable threshold - requires supplemental circuitry for full quad coverage or custom rails. | Use TPS3307-33DGNR only in cost-sensitive, triple-rail applications where IN4 functionality is unnecessary or implemented externally. |
Compared with MAX6709CUB+T and TPS3307-33DGNR, the MAX6709BUB+T uniquely delivers 5.0V/3.3V/2.5V at tight –5% tolerance plus one fully adjustable input in a compact µMAX package - making it the only option supporting both precision 2.5V monitoring and flexible sub-1V rail supervision without added components.
Availability
MAX6709BUB+T is available at Aetrix Electronics and suitable for server power sequencing, telecom line card supervision, and notebook platform power management requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MAX6709BUB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and interface applications - known for high-accuracy references and low-power supervisory solutions.
The MAX6709BUB+T belongs to Maxim's voltage supervisor product line, engineered specifically for multivoltage system integrity in computing, communications, and industrial equipment where rail-by-rail validation and minimal external components are critical.
FAQ
What is the function of the IN4 pin on the MAX6709BUB+T?
The IN4 pin on the MAX6709BUB+T is an adjustable-threshold input referenced to an internal 0.62V comparator threshold. It requires an external resistor divider to scale higher voltages (e.g., 1.2V, 1.8V) down to the 0.62V reference level. This enables custom rail monitoring not covered by the factory-trimmed 5.0V/3.3V/2.5V inputs, and the MAX6709BUB+T datasheet specifies its trip range as 0.609V to 0.635V with ±2.0% accuracy.
Does the MAX6709BUB+T provide reset timing or manual reset capability?
No, the MAX6709BUB+T does not include reset timing or manual reset (MR) functionality. It is a pure quad voltage monitor with four independent PWRGD outputs. Reset timing and MR input are exclusive to the MAX6714 family. The MAX6709BUB+T asserts PWRGD outputs immediately upon threshold violation with no built-in delay - timing must be managed externally if needed.
Can the MAX6709BUB+T monitor a 1.8V supply?
No, the MAX6709BUB+T is configured for 5.0V, 3.3V, and 2.5V fixed thresholds per its Selector Guide; IN3 is trimmed to 2.5V (2.38V trip). To monitor 1.8V, use MAX6709CUB+T or MAX6709DUB+T, which specify IN3 as 1.8V. Alternatively, route 1.8V through the adjustable IN4 pin using a resistor divider to scale it to ~0.62V - but this requires external components and forfeits factory-trimmed accuracy.
What is the maximum sink current supported by the PWRGD outputs of the MAX6709BUB+T?
The PWRGD outputs of the MAX6709BUB+T support a maximum sink current of 2mA while maintaining VOL ≤ 0.3V (tested at VCC = 5V and VCC = 2.5V). This rating ensures compatibility with standard CMOS and TTL inputs. The internal 10µA pullup remains active during sinking, allowing wire-OR configurations - but external pullups may be added for faster rise times or higher-voltage logic interfacing.
Is the MAX6709BUB+T pin-compatible with other devices in the MAX6709/MAX6714 family?
The MAX6709BUB+T shares the same 10-pin µMAX footprint and pinout with all MAX6709 variants (e.g., MAX6709AUB+T, MAX6709CUB+T), but is not pin-compatible with MAX6714 devices, which substitute PWRGD pins for PFI/PFO/RESET/MR functions. Swapping MAX6709BUB+T for a MAX6714 variant requires PCB redesign due to incompatible pin mapping and functional differences.
MAX6709BUB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 2.32V, 3.08V, 4.63V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- <1ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-uMAX/uSOP
MAX6709BUB+T FAQ
1.How can I place an order for MAX6709BUB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6709BUB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6709BUB+T reliable?
The price and inventory of MAX6709BUB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6709BUB+T is usually 5 days.
3.What payment methods are accepted for MAX6709BUB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6709BUB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6709BUB+T?
MAX6709BUB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6709BUB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6709BUB+T?
For technical support, including MAX6709BUB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6709BUB+T requirements.
6.How does Aetrix verify that MAX6709BUB+T is sourced from the original manufacturer or authorized distributors?
All MAX6709BUB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6709BUB+T meets industry standards.
7.What is the process for return or replacement of MAX6709BUB+T?
All MAX6709BUB+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6709BUB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6709BUB+T part is unused and in its original packaging.
Return procedure for MAX6709BUB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6709BUB+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
