Analog Devices Inc./Maxim Integrated MAX6709DUB+T
- Part No.:
- MAX6709DUB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX6709DUB+T.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 10UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:1,262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6709DUB+T from Maxim Integrated is a quad voltage monitor IC designed for multivoltage system supervision, featuring four independent active-low open-drain power-good outputs (PWRGD1–PWRGD4), factory-trimmed thresholds for 5.0V, 3.3V, and 1.8V nominal supplies with ±5% tolerance, 35µA typical supply current, and operation from 2.0V to 5.5V VCC. It is used in desktop/notebook computers and servers to validate power-rail sequencing and assert system-ready signals.
For engineers reviewing the MAX6709DUB+T datasheet, MAX6709DUB+T pinout, MAX6709DUB+T application, or MAX6709DUB+T equivalent, this page delivers verified electrical parameters, µMAX package layout, real-world multivoltage monitoring use cases, and validated alternative options - all confirmed against Maxim's official documentation and selector guide.
Technical Context
The MAX6709DUB+T implements four precision comparators with an internal 0.62V bandgap reference and factory-laser-trimmed resistor-divider networks to set fixed thresholds for IN1 = 5.0V, IN2 = 3.3V, and IN3 = 1.8V (all ±5%), while IN4 supports adjustable monitoring down to 0.62V via external divider. Each comparator drives a dedicated open-drain output with 10µA internal pullup to VCC.
No reset timing circuitry or manual reset input is present - unlike the MAX6714 family - confirming its role strictly as a quad power-good monitor without integrated reset generation. Undervoltage lockout forces all PWRGD_ outputs low when VCC drops below 2.0V, and hysteresis is built-in at 0.3×VTH to prevent noise-induced chatter.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0V to 5.5V - supports direct connection to monitored rails including 3.3V and 5V systems without level-shifting. |
| Supply Current (typ) | 35µA at VCC = 5V - enables always-on supervision in battery-backed or low-power embedded systems. |
| Threshold Accuracy | ±2.0% over -40°C to +85°C - ensures reliable trip points across industrial temperature range without calibration. |
| Input Thresholds | IN1 = 4.50V (5.0V −5%), IN2 = 3.00V (3.3V −5%), IN3 = 1.62V (1.8V −5%), IN4 = 0.623V (adjustable) - matches common rail tolerances and enables flexible auxiliary monitoring. |
| Output Type | Four independent active-low open-drain outputs (PWRGD1–PWRGD4) with 10µA internal pullup - allows wire-ORing into single system power-good bus and interfacing with 1.8V–5.5V logic. |
| Temperature Range | −40°C to +85°C - qualified for extended industrial and computing environments. |
| Hysteresis | 0.3 × VTH - eliminates false triggering near threshold due to supply ripple or noise, no external components needed. |
Pinout & Package
Package: 10-pin µMAX (3.0mm × 3.0mm, 0.5mm pitch, exposed pad). Pin-compatible with MAX6709 variants and MAX6714 series in same footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN1 | Fixed 5.0V (−5%) monitor input - asserts PWRGD1 low when supply falls below 4.50V. |
| 2 | IN2 | Fixed 3.3V (−5%) monitor input - asserts PWRGD2 low when supply falls below 3.00V. |
| 3 | IN3 | Fixed 1.8V (−5%) monitor input - asserts PWRGD3 low when supply falls below 1.62V. |
| 4 | IN4 | Adjustable threshold input (0.623V typ) - used with external resistor divider to monitor custom voltages ≥0.62V. |
| 5 | GND | Analog/digital ground reference - must be low-impedance connection shared with monitored supplies. |
| 6 | PWRGD4 | Active-low open-drain output tied to IN4 - pulled high by 10µA internal current source to VCC; sinks current when IN4 undervolts. |
| 7 | PWRGD3 | Active-low open-drain output tied to IN3 - asserts low on 1.8V rail failure; compatible with wire-OR bus topology. |
| 8 | PWRGD2 | Active-low open-drain output tied to IN2 - provides 3.3V power-good status with <5µs propagation delay. |
| 9 | PWRGD1 | Active-low open-drain output tied to IN1 - indicates 5.0V rail integrity; supports >2mA sink capability at VOL ≤0.3V. |
| 10 | VCC | Power supply input (2.0V–5.5V) - powers internal reference/comparators and sources internal pullups; includes UVLO protection. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent monitoring | Four isolated comparators enable concurrent validation of 5V/3.3V/1.8V/auxiliary rails without cross-coupling or shared timing. |
| Factory-trimmed thresholds | Eliminates need for external resistors or calibration - IN1/IN2/IN3 thresholds laser-trimmed to ±2% accuracy across temperature. |
| Adjustable IN4 input | Supports monitoring of any voltage ≥0.62V using two external resistors; internal 0.62V reference ensures stable scaling. |
| Low-power operation | 35µA typical ICC allows integration into always-on supervisory circuits without impacting system power budget. |
| Wire-OR compatible outputs | All PWRGD_ outputs are open-drain with weak 10µA pullups - simplifies combining multiple power-good signals into one system-ready line. |
Applications
| Desktop Computer Power Sequencing | Notebook Computer Battery Management |
|---|---|
Use Scenario: Verifying correct ramp-up order and stability of +5V, +3.3V, +1.8V, and auxiliary CPU core rails during boot. IC Role / Device Role / Timing Role: Quad voltage monitor asserting individual PWRGD_ signals per rail; enables motherboard CPLD/FPGA to gate downstream power enables only after all rails are valid. Use Value: Prevents premature processor initialization or memory access before stable power, eliminating boot failures caused by out-of-spec rail timing. |
Use Scenario: Supervising main DC-DC outputs (5V, 3.3V), battery voltage sense (1.8V), and adjustable buck converter feedback node in compact notebook power tree. IC Role / Device Role / Timing Role: Provides four independent power-good flags to EC (Embedded Controller) for dynamic rail enable/disable and fault logging. Use Value: Enables precise rail health reporting and graceful shutdown when any monitored voltage deviates beyond ±5% tolerance. |
| Server Backplane Voltage Validation | Industrial Multirail PLC Module |
Use Scenario: Monitoring redundant 5V, 3.3V, 1.8V, and FPGA I/O bank supplies on high-density server backplanes with tight thermal constraints. IC Role / Device Role / Timing Role: Compact µMAX-packaged supervisor delivering four simultaneous rail status signals to baseboard management controller (BMC). Use Value: Reduces BOM count vs. discrete supervisors; 35µA quiescent current minimizes self-heating in thermally constrained 1U chassis. |
Use Scenario: Validating isolated 5V logic, 3.3V microcontroller, 1.8V ADC reference, and field-side adjustable sensor supply in programmable logic controller modules. IC Role / Device Role / Timing Role: Centralized rail supervision IC feeding status to safety PLC logic; IN4 configured for 2.4V sensor excitation monitoring. Use Value: Single-chip solution replaces four discrete voltage detectors, reducing PCB area and improving long-term drift stability via shared reference. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6709CUB+T | Same package and pinout; IN1/IN2/IN3 thresholds set to 5.0V/3.3V/1.8V at −10% tolerance (4.25V/2.85V/1.53V) instead of −5%. | Suitable where looser rail tolerance is acceptable (e.g., non-critical auxiliary rails), but not drop-in for designs requiring tighter 5% margin. | Select MAX6709CUB+T only if system-level validation confirms −10% trip points meet functional safety or startup timing requirements. |
| TLV809E33DBZR | Single-channel 3.3V supervisor (−5%) in SOT-23; lacks quad integration, adjustable input, and multi-rail coordination capability. | Requires four separate devices plus external logic to replicate MAX6709DUB+T functionality - increases board area, cost, and routing complexity. | Use TLV809E33DBZR only for point-of-load monitoring where quad integration is unnecessary and space permits discrete implementation. |
Compared with MAX6709CUB+T, the MAX6709DUB+T provides tighter −5% trip thresholds critical for high-reliability computing rails; compared with TLV809E33DBZR, it delivers integrated quad monitoring with coordinated timing and reduced component count - essential for space-constrained multivoltage systems.
Availability
MAX6709DUB+T is available at Aetrix Electronics and suitable for desktop computers, notebook computers, and server backplane applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MAX6709DUB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, computing, and communications markets.
The MAX6709DUB+T belongs to Maxim's voltage supervisor product line, engineered specifically for accurate, low-power, multirail power-good monitoring in space- and power-constrained computing platforms.
FAQ
What is the exact threshold voltage for each input on the MAX6709DUB+T?
The MAX6709DUB+T has factory-set thresholds: IN1 = 4.50V (5.0V −5%), IN2 = 3.00V (3.3V −5%), IN3 = 1.62V (1.8V −5%), and IN4 = 0.623V (adjustable reference). These values are specified in the Electrical Characteristics table of the MAX6709 datasheet and confirmed in the Selector Guide for part number MAX6709DUB+T. All thresholds maintain ±2.0% accuracy across −40°C to +85°C.
Does the MAX6709DUB+T include a reset output or manual reset input?
No, the MAX6709DUB+T does not include a reset output or manual reset (MR) input. It is a pure quad power-good monitor with four PWRGD_ outputs only. The reset functionality is exclusive to the MAX6714 family (e.g., MAX6714DUB+T). This distinction is clearly stated in the Functional Diagram (Figure 1) and Pin Description section of the MAX6709/MAX6714 datasheet.
Can the MAX6709DUB+T monitor a 2.5V supply?
No - the MAX6709DUB+T variant is configured for IN1 = 5.0V, IN2 = 3.3V, IN3 = 1.8V, and IN4 = adjustable. To monitor 2.5V, select MAX6709AUB+T or MAX6709BUB+T (both specify IN3 = 2.5V). The Selector Guide explicitly assigns 2.5V only to variants A/B/E/F/G/H/I/J/K/L, not D. Using MAX6709DUB+T for 2.5V would require repurposing IN4 with an external divider, sacrificing one monitoring channel.
What is the maximum sink current supported by the PWRGD_ outputs of the MAX6709DUB+T?
The PWRGD_ outputs of the MAX6709DUB+T support up to 2mA sink current while maintaining VOL ≤ 0.3V (tested at VCC = 5V and VCC = 2.5V). This is specified in the "Output Low Voltage" parameter of the Electrical Characteristics table. The 10µA internal pullup remains active during sinking, enabling robust interfacing with standard CMOS/TTL inputs without external pullups in most cases.
Is the MAX6709DUB+T RoHS-compliant and lead-free?
Yes, the MAX6709DUB+T is RoHS-compliant and supplied in lead-free packaging. The datasheet states: "Devices are available in both leaded and lead-free packaging. Specify lead free by adding the + symbol at the end of the part number when ordering." Since the full part number includes "+T", it denotes tape-and-reel packaging with lead-free (Pb-free) finish, fully compliant with EU RoHS Directive 2011/65/EU.
MAX6709DUB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 1.67V, 3.08V, 4.63V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- <1ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-uMAX/uSOP
MAX6709DUB+T FAQ
1.How can I place an order for MAX6709DUB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6709DUB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6709DUB+T reliable?
The price and inventory of MAX6709DUB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6709DUB+T is usually 5 days.
3.What payment methods are accepted for MAX6709DUB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6709DUB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6709DUB+T?
MAX6709DUB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6709DUB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6709DUB+T?
For technical support, including MAX6709DUB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6709DUB+T requirements.
6.How does Aetrix verify that MAX6709DUB+T is sourced from the original manufacturer or authorized distributors?
All MAX6709DUB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6709DUB+T meets industry standards.
7.What is the process for return or replacement of MAX6709DUB+T?
All MAX6709DUB+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6709DUB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6709DUB+T part is unused and in its original packaging.
Return procedure for MAX6709DUB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6709DUB+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

