Analog Devices Inc./Maxim Integrated MAX6709FUB+T
- Part No.:
- MAX6709FUB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX6709FUB+T.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 10UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:2,756
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6709FUB+T from Maxim Integrated is a low-power, quad voltage monitor IC designed for multivoltage system supervision. It provides four independent active-low open-drain power-good outputs (PWRGD1–PWRGD4), monitors 3.3V, 2.5V, and 1.8V nominal supplies with ±5% tolerance, and includes one adjustable input (IN1) with 0.62V internal reference-enabling custom thresholds down to 0.62V. It operates from 2.0V to 5.5V supply and consumes only 35µA typical current, making it suitable for telecom power sequencing and embedded system reset coordination.
For engineers reviewing the MAX6709FUB+T datasheet, MAX6709FUB+T pinout, MAX6709FUB+T application, or MAX6709FUB+T equivalent, key selection criteria include factory-trimmed threshold accuracy (±2.0%), 10µA internal pullup per output, immunity to supply transients, -40°C to +85°C operation, and compatibility with wire-ORed power-good signaling in dense PCB layouts.
Technical Context
The MAX6709FUB+T integrates four precision comparators, an internal 0.62V bandgap reference, and factory-laser-trimmed resistor-divider networks for fixed-threshold inputs (IN2 = 3.3V, IN3 = 2.5V, IN4 = 1.8V). Its adjustable IN1 input bypasses internal dividers and connects directly to a comparator's noninverting input, requiring external resistive scaling for thresholds >0.62V.
Hysteresis is built-in at 0.3% of threshold voltage, eliminating need for external feedback components. An undervoltage lockout circuit forces all PWRGD_ outputs low when VCC drops below 2.0V, and all outputs remain functional down to VCC = 1V (guaranteed 0°C to +70°C), ensuring robust behavior during brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0V to 5.5V - supports direct connection to monitored rails including 3.3V/2.5V/1.8V systems without level-shifting. |
| Supply Current (typ) | 35µA - enables always-on monitoring in battery-backed or low-power standby modes. |
| Threshold Accuracy | ±2.0% - ensures reliable detection across temperature (-40°C to +85°C) without calibration. |
| Input Threshold Options | IN2 = 3.3V (-5%), IN3 = 2.5V (-5%), IN4 = 1.8V (-5%), IN1 = adjustable (0.62V ref) - matches common multirail DC/DC outputs. |
| Output Type | Four independent active-low open-drain outputs with 10µA internal pullup to VCC - allows wire-ORing and interface with 0–5.5V logic domains. |
| Propagation Delay | 5µs (rising), 30µs (falling) - fast response to supply droop while suppressing noise-induced false triggers. |
| Threshold Hysteresis | 0.3 × VTH - prevents oscillation near trip points without external components. |
Pinout & Package
Package: 10-pin µMAX (3.0mm × 3.0mm, 0.6mm height, 0.5mm pitch), lead-free, RoHS-compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | IN1 | Adjustable input - connects directly to comparator noninverting input; requires external resistor divider to set threshold ≥0.62V. |
| 2 | IN2 | Fixed 3.3V (-5%) monitor input - factory-trimmed for nominal 3.3V rail with 3.15V trip point. |
| 3 | IN3 | Fixed 2.5V (-5%) monitor input - factory-trimmed for nominal 2.5V rail with 2.38V trip point. |
| 4 | IN4 | Fixed 1.8V (-5%) monitor input - factory-trimmed for nominal 1.8V rail with 1.71V trip point. |
| 5 | GND | Analog/digital ground reference - must be connected to system ground plane for accurate threshold referencing. |
| 6 | PWRGD4 | Active-low open-drain output - asserts low when IN4 < 1.71V; 10µA internal pullup enables direct logic interfacing. |
| 7 | PWRGD3 | Active-low open-drain output - asserts low when IN3 < 2.38V; compatible with wire-ORed system power-good bus. |
| 8 | PWRGD2 | Active-low open-drain output - asserts low when IN2 < 3.15V; supports cascaded reset sequencing via external pullup. |
| 9 | PWRGD1 | Active-low open-drain output - asserts low when IN1 falls below user-set threshold; no internal divider on this pin. |
| 10 | VCC | Power supply input - powers internal circuitry and sources 10µA pullups; UVLO activates below 2.0V. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent monitoring | Four separate power-good signals enable granular fault isolation in multirail systems (e.g., CPU core, I/O, memory, analog supplies). |
| Factory-trimmed precision thresholds | ±2.0% accuracy over -40°C to +85°C eliminates need for external trimming resistors or calibration. |
| Adjustable input with 0.62V reference | IN1 supports custom monitoring of any rail ≥0.62V using two external resistors - ideal for nonstandard voltages like 1.2V or 1.5V. |
| Low quiescent current | 35µA typical ICC allows integration into always-on supervisory paths without impacting system standby budget. |
| Transient-immune architecture | Built-in hysteresis (0.3% VTH) and fast propagation delay (5µs) reject short-duration supply glitches without false triggering. |
Applications
| Telecom Power Sequencing | Server Board Supervision |
|---|---|
Use Scenario: Monitoring 3.3V management bus, 2.5V FPGA I/O, 1.8V DDR termination, and adjustable 1.2V core rail in a 48V-powered telecom line card. IC Role / Device Role / Timing Role: Quad voltage monitor providing independent PWRGD signals to enable/disable downstream regulators and coordinate cold-start sequencing. Use Value: Eliminates discrete comparator + reference solutions, reducing BOM count by 7 components and saving 12mm² PCB area. |
Use Scenario: Validating stable operation of CPU VDD, memory VDDQ, PCIe 3.3V, and BMC 1.8V rails before releasing reset to x86 processor. IC Role / Device Role / Timing Role: System-level power supervisor asserting synchronized power-good status to chipset reset controller. Use Value: ±2.0% threshold accuracy ensures compliance with Intel VRD specifications for rail tolerance monitoring. |
| Notebook Embedded Controller | Industrial PLC I/O Module |
Use Scenario: Verifying 3.3V EC supply, 2.5V sensor interface, 1.8V display backlight driver, and adjustable 5.0V USB charging rail in ultra-thin laptop design. IC Role / Device Role / Timing Role: Low-current voltage monitor feeding PWRGD signals to embedded controller GPIOs for real-time rail health reporting. Use Value: 35µA supply current extends battery life in S0ix low-power states without sacrificing supervision fidelity. |
Use Scenario: Supervising 3.3V microcontroller, 2.5V ADC reference, 1.8V isolated CAN transceiver, and adjustable 24V-to-5V auxiliary supply in DIN-rail mounted PLC. IC Role / Device Role / Timing Role: Industrial-grade quad monitor delivering fail-safe PWRGD status to watchdog timer and safety logic circuits. Use Value: -40°C to +85°C guaranteed operation and UVLO down to 1V ensure reliability in uncontrolled cabinet environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6714DUB+T | Provides RESET output with 140ms timeout and three PFI/PFO channels instead of four PWRGD outputs; no IN1–IN4 fixed thresholds. | Used where system reset timing and power-fail alerts are prioritized over independent power-good signals. | Select MAX6714DUB+T when manual reset (MR) and timed reset assertion are required, not quad PWRGD generation. |
| TPS3307-33DBVR | Triple voltage monitor (not quad); fixed 3.3V/3.3V/3.3V thresholds; no adjustable input; 1.6µA supply current but lacks hysteresis control. | Suitable for cost-sensitive 3.3V-only systems with minimal rail count and ultra-low power needs. | Choose TPS3307-33DBVR only for triple 3.3V monitoring with sub-µA current; not a functional replacement for MAX6709FUB+T's quad/mixed-rail capability. |
Compared with MAX6714DUB+T and TPS3307-33DBVR, the MAX6709FUB+T uniquely delivers four independent, factory-trimmed PWRGD outputs with mixed-voltage support (3.3V/2.5V/1.8V + adjustable) and 35µA operation-making it optimal for multirail sequencing where discrete power-good status per rail is mandatory.
Availability
The MAX6709FUB+T is available at Aetrix Electronics and suitable for telecommunications infrastructure, server motherboard design, and notebook embedded controller applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX6709FUB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX6709FUB+T belongs to Maxim's precision voltage supervisor product line, engineered specifically for multivoltage system power integrity assurance in space-constrained, thermally demanding applications.
FAQ
What is the exact threshold voltage for each input on the MAX6709FUB+T?
The MAX6709FUB+T has factory-trimmed thresholds: IN2 = 3.3V (-5%) → 3.15V, IN3 = 2.5V (-5%) → 2.38V, IN4 = 1.8V (-5%) → 1.71V. IN1 is adjustable with 0.62V internal reference; its threshold is set externally via resistor divider. All thresholds have ±2.0% accuracy over -40°C to +85°C, as specified in the MAX6709 electrical characteristics table.
Does the MAX6709FUB+T provide reset timing or a dedicated reset output?
No, the MAX6709FUB+T does not include reset timing or a dedicated RESET output. It provides only four independent active-low open-drain PWRGD outputs (PWRGD1–PWRGD4). For integrated reset functionality with timeout, the MAX6714 series (e.g., MAX6714DUB+T) is required. The MAX6709FUB+T is strictly a voltage monitor-not a reset generator.
Can unused inputs on the MAX6709FUB+T be left floating?
No. Fixed-threshold inputs (IN2, IN3, IN4) are internally terminated and may be left unconnected. However, the adjustable IN1 input must be tied to GND if unused-leaving it floating violates Absolute Maximum Ratings and risks unpredictable comparator behavior. This requirement is explicitly stated in the "Unused Inputs" section of the MAX6709 datasheet.
What is the maximum sink current supported by each PWRGD output of the MAX6709FUB+T?
Each PWRGD output of the MAX6709FUB+T is rated for 2mA sink current at VCC = 5V (VOL ≤ 0.3V), and 1.2mA at VCC = 2.5V. These values are guaranteed in the Electrical Characteristics table under "Output Low Voltage." Exceeding these limits degrades VOL and may cause logic misinterpretation in downstream circuits.
Is the MAX6709FUB+T pin-compatible with other variants in the MAX6709 family?
Yes, all MAX6709 variants-including MAX6709FUB+T-share identical 10-pin µMAX package and pinout. Differences exist only in factory-trimmed threshold configurations (e.g., MAX6709AUB uses 10% tolerance; MAX6709FUB+T uses 5%). No PCB layout change is needed when substituting within the MAX6709 family, provided the selected variant matches the required voltage and tolerance profile.
MAX6709FUB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 1.67V, 2.32V, 3.08V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- <1ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-uMAX/uSOP
MAX6709FUB+T FAQ
1.How can I place an order for MAX6709FUB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6709FUB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6709FUB+T reliable?
The price and inventory of MAX6709FUB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6709FUB+T is usually 5 days.
3.What payment methods are accepted for MAX6709FUB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6709FUB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6709FUB+T?
MAX6709FUB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6709FUB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6709FUB+T?
For technical support, including MAX6709FUB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6709FUB+T requirements.
6.How does Aetrix verify that MAX6709FUB+T is sourced from the original manufacturer or authorized distributors?
All MAX6709FUB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6709FUB+T meets industry standards.
7.What is the process for return or replacement of MAX6709FUB+T?
All MAX6709FUB+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6709FUB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6709FUB+T part is unused and in its original packaging.
Return procedure for MAX6709FUB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6709FUB+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

