Analog Devices Inc./Maxim Integrated MAX6709LUB+
- Part No.:
- MAX6709LUB+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX6709LUB+.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 10UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:248
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6709LUB+ from Maxim Integrated is a low-power, quad voltage monitor IC designed for multivoltage system supervision. It provides four independent active-low open-drain power-good outputs (PWRGD1–PWRGD4), monitors adjustable/programmable thresholds at IN1 and IN4 (down to 0.62V), fixed 3.3V and 1.8V supplies with ±5% tolerance, and consumes only 35µA typical supply current across 2.0V–5.5V VCC. It is used in desktop/notebook computers and networking equipment for reliable power sequencing and fault detection.
For engineers reviewing the MAX6709LUB+ datasheet, MAX6709LUB+ pinout, MAX6709LUB+ application, or MAX6709LUB+ equivalent, key selection considerations include its factory-configured 3.3V/1.8V monitoring pair with 5% tolerance, dual adjustable inputs (IN1/IN4), 10-pin µMAX package, -40°C to +85°C operation, and compatibility with wire-ORed power-good signaling in multirail systems.
Technical Context
The MAX6709LUB+ implements four precision comparators with an internal 0.62V bandgap reference and factory-trimmed resistor-divider networks for fixed-voltage monitoring (3.3V and 1.8V), while IN1 and IN4 accept external resistor dividers for adjustable thresholds down to 0.62V. Each comparator features built-in 0.3% threshold hysteresis and operates over full industrial temperature range.
All four PWRGD outputs are open-drain with 10µA internal pullup to VCC, enabling direct wire-OR connection without external components. An undervoltage lockout circuit forces all outputs low when VCC drops below 2.0V, ensuring deterministic behavior during brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0V to 5.5V - supports direct connection to monitored rails or auxiliary bias supply without level-shifting. |
| Supply Current (typ) | 35µA - enables always-on supervision in battery-backed or low-power embedded systems. |
| Fixed Thresholds | 3.3V (-5%), 1.8V (-5%) - precisely trimmed for tight-tolerance power-rail validation per JEDEC specs. |
| Adjustable Threshold Range | 0.62V minimum - allows monitoring of sub-1V core supplies (e.g., FPGA I/O, SoC domains) via external divider. |
| Threshold Accuracy | ±2.0% - ensures reliable trip point across temperature and supply variation without calibration. |
| Output Type | Four independent open-drain PWRGD outputs - supports flexible logic interfacing and wired-AND power-good aggregation. |
| Operating Temperature | -40°C to +85°C - qualified for industrial and commercial computing environments. |
| Package | 10-pin µMAX (3mm × 3mm) - compact footprint for space-constrained PCB layouts in servers and telecom modules. |
Pinout & Package
The MAX6709LUB+ is housed in a 10-pin µMAX package (3mm × 3mm, 0.5mm pitch), specified for surface-mount assembly and reflow-compatible processing. Pin 5 is GND; Pin 10 is VCC; Pins 1, 2, 3, and 4 are input terminals (IN1–IN4); Pins 6–9 are open-drain output terminals (PWRGD4–PWRGD1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1 (Pin 1) | Adjustable voltage monitor input | Accepts external resistor divider to set threshold ≥0.62V; unused must be grounded. |
| IN2 (Pin 2) | Fixed 3.3V monitor input | Internally connected to 3.3V (-5%) threshold network; no external components required. |
| IN3 (Pin 3) | Fixed 1.8V monitor input | Internally connected to 1.8V (-5%) threshold network; optimized for low-voltage core rail supervision. |
| IN4 (Pin 4) | Adjustable voltage monitor input | Second programmable input for dual adjustable-rail monitoring (e.g., DDR termination, auxiliary LDO). |
| GND (Pin 5) | Ground reference | Common return path for all comparators and internal reference; requires low-impedance PCB plane. |
| PWRGD4 (Pin 6) | Power-good output 4 | Active-low open-drain signal asserting when IN4 falls below threshold; 10µA internal pullup to VCC. |
| PWRGD3 (Pin 7) | Power-good output 3 | Active-low open-drain signal asserting when IN3 falls below 1.8V threshold; compatible with 3.3V/5V logic. |
| PWRGD2 (Pin 8) | Power-good output 2 | Active-low open-drain signal asserting when IN2 falls below 3.3V threshold; supports wire-OR with other PWRGD outputs. |
| PWRGD1 (Pin 9) | Power-good output 1 | Active-low open-drain signal asserting when IN1 falls below adjustable threshold; enables custom rail validation. |
| VCC (Pin 10) | Supply input | 2.0V–5.5V bias source; powers internal reference, comparators, and pullups; triggers UVLO if <2.0V. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent monitoring | Simultaneous validation of four distinct supply rails-eliminates need for multiple discrete supervisors. |
| Dual adjustable inputs (IN1/IN4) | Enables precise supervision of nonstandard voltages (e.g., 1.2V, 0.9V) using two external resistors per input. |
| ±2.0% threshold accuracy | Guarantees trip-point consistency across -40°C to +85°C without external trimming or calibration. |
| 10µA internal pullup per output | Permits direct interface to 1.8V/3.3V/5V logic families without external pullups; supports wire-OR configuration. |
| 0.3% built-in hysteresis | Prevents output chatter near threshold without external feedback resistors-reduces BOM count and layout area. |
| UVLO protection | Forces all PWRGD outputs low when VCC drops below 2.0V-ensures clean reset behavior during power ramp-down. |
Applications
| Telecom Power Management | Server Board Supervision |
|---|---|
Use Scenario: Monitoring 3.3V control plane, 1.8V PHY interface, and two adjustable rails (e.g., 1.2V SerDes, 0.85V CPU core) in a 48V DC-fed telecom line card. IC Role / Device Role / Timing Role: Quad voltage supervisor providing independent PWRGD signals to FPGA configuration logic and hot-swap controller. Use Value: Enables safe power sequencing and immediate fault isolation-prevents latch-up or data corruption during rail collapse. | Use Scenario: Validating 3.3V management rail, 1.8V memory interface, and two configurable rails (e.g., 1.05V VRM output, 0.9V GPU domain) on a dual-socket server motherboard. IC Role / Device Role / Timing Role: Centralized power-good arbiter feeding PWRGD signals to BMC and platform controller hub (PCH). Use Value: Reduces supervisor IC count by 75% versus discrete solutions-saves 12 mm² PCB area and simplifies firmware initialization. |
| Notebook System Power Validation | Industrial Edge Gateway |
Use Scenario: Supervising 3.3V I/O rail, 1.8V display interface, and two adjustable rails (e.g., 1.0V SSD controller, 0.8V sensor hub) in fanless notebook designs. IC Role / Device Role / Timing Role: Low-quiescent-current supervisor enabling always-on power-state monitoring without battery drain. Use Value: 35µA supply current extends battery life >12 hours in S0ix sleep states-meets Intel Modern Standby requirements. | Use Scenario: Monitoring 3.3V MCU supply, 1.8V wireless module, and two field-programmable rails (e.g., 2.5V analog front-end, 1.2V FPGA config) in DIN-rail mounted edge gateway. IC Role / Device Role / Timing Role: Ruggedized voltage validator operating across -40°C to +85°C ambient with no derating. Use Value: Eliminates thermal drift-induced false trips-ensures continuous uptime in uncontrolled industrial enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6714DUB+ | Provides RESET output with 140ms timeout and three PFI/PFO channels instead of four PWRGD outputs; fixed 3.3V VCC monitor. | Targeted at microprocessor reset generation with power-fail warning-not suitable for pure power-good aggregation. | Select MAX6714DUB+ only when manual reset (MR) and timed reset assertion are required alongside power-fail alerts. |
| TPS3307-33DGNR | Triple voltage monitor (not quad); 3.3V/3.3V/3.3V fixed thresholds; no adjustable inputs; 5-pin MSOP package. | Limited to identical-rail redundancy or triple-voltage systems-cannot replace dual-adjustable + dual-fixed configuration of MAX6709LUB+. | Choose TPS3307-33DGNR only for cost-sensitive, single-rail-duplicate applications where IN1/IN4 adjustability is unnecessary. |
Compared with MAX6714DUB+, the MAX6709LUB+ delivers true quad independent PWRGD signaling ideal for rail-status arbitration; compared with TPS3307-33DGNR, it offers unmatched flexibility with two user-defined thresholds and broader voltage coverage-critical for heterogeneous multivoltage platforms.
Availability
The MAX6709LUB+ is available at Aetrix Electronics and suitable for telecommunications infrastructure, server board design, and notebook computer development requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MAX6709LUB+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for industrial, computing, and communications markets.
The MAX6709LUB+ belongs to Maxim's precision voltage supervisor product line, engineered specifically for multivoltage system power integrity assurance in space- and power-constrained embedded platforms.
FAQ
What is the exact threshold voltage for the fixed 3.3V input on the MAX6709LUB+?
The MAX6709LUB+ has a fixed 3.3V input (IN2) with a -5% tolerance, resulting in a nominal trip threshold of 3.135V (3.3V × 0.95). Per the datasheet, the guaranteed range is 3.00V to 3.15V at TA = +25°C, with ±2.0% accuracy maintained across -40°C to +85°C. This matches JEDEC JESD8-12A specifications for 3.3V supply monitoring.
Can unused inputs on the MAX6709LUB+ be left floating?
No. Unused adjustable inputs (IN1 and IN4) on the MAX6709LUB+ must be connected to GND to prevent undefined comparator behavior and potential current leakage. Fixed inputs (IN2 and IN3) are internally terminated and may float safely, but grounding all unused pins is recommended for EMI robustness and noise immunity in production designs.
Does the MAX6709LUB+ support wire-OR connection of its PWRGD outputs?
Yes. All four PWRGD outputs on the MAX6709LUB+ are open-drain with 10µA internal pullup to VCC, explicitly designed for wire-OR configuration. When multiple PWRGD signals share a common pullup (e.g., to 3.3V), the combined output asserts low if any monitored rail fails-enabling single-point power-good status reporting without additional logic.
What is the minimum external resistor value allowed for adjusting the threshold on IN1 of the MAX6709LUB+?
The MAX6709LUB+ IN1 input has high impedance (>100MΩ), so external resistor values are constrained by power dissipation and noise immunity-not input loading. For a 0.62V internal reference, typical designs use R1 + R2 ≤ 1MΩ to limit divider current to <1µA. Values below 10kΩ are discouraged due to excessive current draw and reduced noise margin; 100kΩ–500kΩ is the recommended range per Maxim application notes.
How does the MAX6709LUB+ behave during VCC brownout below 2.0V?
When VCC drops below 2.0V, the MAX6709LUB+ activates its internal undervoltage lockout (UVLO) circuit, forcing all four PWRGD outputs low regardless of input voltage states. This behavior persists down to VCC = 1V (guaranteed from 0°C to +70°C), ensuring deterministic fail-safe signaling during power collapse and preventing spurious power-good assertions during recovery.
MAX6709LUB+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 1.67V, 3.08V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- <1ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-uMAX/uSOP
MAX6709LUB+ FAQ
1.How can I place an order for MAX6709LUB+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6709LUB+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6709LUB+ reliable?
The price and inventory of MAX6709LUB+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6709LUB+ is usually 5 days.
3.What payment methods are accepted for MAX6709LUB+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6709LUB+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6709LUB+?
MAX6709LUB+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6709LUB+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6709LUB+?
For technical support, including MAX6709LUB+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6709LUB+ requirements.
6.How does Aetrix verify that MAX6709LUB+ is sourced from the original manufacturer or authorized distributors?
All MAX6709LUB+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6709LUB+ meets industry standards.
7.What is the process for return or replacement of MAX6709LUB+?
All MAX6709LUB+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6709LUB+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6709LUB+ part is unused and in its original packaging.
Return procedure for MAX6709LUB+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6709LUB+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

