Analog Devices Inc./Maxim Integrated MAX6709LUB+T
- Part No.:
- MAX6709LUB+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
MAX6709LUB+T.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 10UMAX
- Quantity:
- Payment:

- Shipping:

Inventory:3,608
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6709LUB+T from Maxim Integrated is a quad voltage monitor IC for multivoltage systems, featuring four independent active-low open-drain outputs with 10µA internal pullup to VCC, factory-trimmed thresholds for 3.3V and 1.8V nominal supplies (±5% tolerance), and adjustable inputs down to 0.62V. It consumes only 35µA typical supply current and operates from 2.0V to 5.5V over –40°C to +85°C - used in desktop computers and networking equipment for power-good supervision.
For engineers reviewing the MAX6709LUB+T datasheet, MAX6709LUB+T pinout, MAX6709LUB+T application, or MAX6709LUB+T equivalent, this page delivers verified electrical parameters, µMAX package layout, real-world use cases, and validated alternative parts - all confirmed against Maxim's official documentation for accurate system-level design and BOM selection.
Technical Context
The MAX6709LUB+T implements four precision comparators with an internal 0.62V bandgap reference and factory-configured resistor-divider networks for fixed-threshold monitoring of 3.3V and 1.8V supplies. Its two adjustable inputs (IN1 and IN4) accept external resistor dividers to set custom thresholds as low as 0.62V, while hysteresis is built-in at 0.3% of threshold voltage.
All outputs are open-drain with weak 10µA internal pullups to VCC, enabling wire-ORed power-good signaling without external components. An undervoltage lockout circuit forces all PWRGD_ outputs low when VCC drops below 2.0V, ensuring reliable behavior down to 1V operation per test data.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0V to 5.5V - supports direct connection to monitored rails including 3.3V and 1.8V logic domains. |
| Supply Current (typ) | 35µA - enables always-on supervision in battery-backed or low-power embedded systems. |
| Threshold Accuracy | ±2.0% - ensures precise trip points across temperature without calibration or trimming. |
| Input Thresholds | 3.3V (–5% = 3.15V), 1.8V (–5% = 1.71V), plus two adjustable inputs (0.62V base) - matches common I/O voltage tolerances. |
| Output Type | Four independent active-low open-drain outputs with 10µA internal pullup - simplifies interface to diverse logic families and enables wired-AND fault aggregation. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and commercial computing environments. |
| Package | 10-pin µMAX (3.0mm × 3.0mm) - compact footprint for space-constrained multivoltage PCB layouts. |
Pinout & Package
MAX6709LUB+T is housed in a 10-pin µMAX package (3.0mm × 3.0mm, 0.6mm height), lead-free, with exposed pad for thermal performance. Pin 5 is GND; Pin 10 is VCC; Pins 1, 2, 3, 4 are input terminals; Pins 6–9 are corresponding open-drain outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (IN1) | Adjustable voltage monitor input | Accepts external resistor divider to set threshold ≥0.62V; unused must be grounded. |
| Pin 2 (IN2) | Fixed 3.3V supply monitor input | Factory-trimmed for 3.3V ±5%; internally connected to precision comparator referenced to 0.62V. |
| Pin 3 (IN3) | Fixed 1.8V supply monitor input | Factory-trimmed for 1.8V ±5%; no external components required for nominal operation. |
| Pin 4 (IN4) | Adjustable voltage monitor input | Second adjustable input identical to IN1; supports dual-custom threshold configuration. |
| Pin 5 (GND) | Analog/digital ground reference | Common return for all comparators, reference, and outputs; requires low-impedance PCB connection. |
| Pin 6 (PWRGD4) | Active-low open-drain output | Asserts low when IN4 falls below its threshold; 10µA internal pullup enables direct logic interfacing. |
| Pin 7 (PWRGD3) | Active-low open-drain output | Asserts low when IN3 falls below 1.71V; provides dedicated power-good signal for 1.8V rail. |
| Pin 8 (PWRGD2) | Active-low open-drain output | Asserts low when IN2 falls below 3.15V; delivers discrete status for 3.3V domain supervision. |
| Pin 9 (PWRGD1) | Active-low open-drain output | Asserts low when IN1 falls below user-defined threshold; supports flexible custom rail monitoring. |
| Pin 10 (VCC) | Power supply input | 2.0V–5.5V supply for internal circuitry; powers internal pullups and enables undervoltage lockout. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent monitoring | Simultaneous supervision of four distinct supply rails - eliminates need for multiple discrete monitors. |
| Factory-set 3.3V/1.8V thresholds (±5%) | Guaranteed trip points without external resistors - reduces BOM count and layout complexity. |
| Two adjustable inputs (0.62V base) | Supports custom thresholds via external resistor dividers - enables monitoring of nonstandard voltages like 2.8V or 1.2V. |
| Integrated 0.3% hysteresis | Prevents output oscillation near threshold without external feedback components - improves noise immunity. |
| 10µA internal pullup on all outputs | Enables direct connection to 1.8V/3.3V/5V logic without external pullups - saves board space and cost. |
Applications
| Desktop Computer Power Sequencing | Network Switch Supervisor |
|---|---|
|
Use Scenario: Monitoring 3.3V, 1.8V, and two auxiliary rails during cold boot and thermal throttling events in x86-based motherboards. IC Role / Device Role / Timing Role: Quad voltage monitor providing independent PWRGD signals to chipset reset logic and firmware-controlled power management unit. Use Value: Ensures CPU, GPU, and memory subsystems only initialize after all critical rails stabilize - prevents lockups and data corruption. |
Use Scenario: Supervising primary 3.3V and 1.8V switch ASIC supplies alongside PoE controller and PHY interface voltages in managed Ethernet switches. IC Role / Device Role / Timing Role: Centralized power-good arbiter feeding OR'd signal to FPGA-based system controller for graceful failover and alarm reporting. Use Value: Enables deterministic power sequencing across mixed-voltage domains and triggers automatic link retraining upon rail recovery. |
| Industrial Printer Mainboard | Storage Controller Board |
|
Use Scenario: Verifying stable operation of 3.3V logic, 1.8V SoC core, and two adjustable motor driver rails in high-end laser printers with real-time motion control. IC Role / Device Role / Timing Role: Fault-detection node feeding watchdog timer and halting stepper motor drivers upon undervoltage detection. Use Value: Prevents mechanical misalignment and paper jams caused by marginal supply conditions during high-current print cycles. |
Use Scenario: Validating 3.3V NVMe controller supply, 1.8V flash interface voltage, and two configurable auxiliary rails in enterprise SSD controller modules. IC Role / Device Role / Timing Role: Real-time rail health monitor triggering firmware-initiated safe shutdown before write corruption occurs. Use Value: Guarantees data integrity during brownout events by asserting PWRGD signals before NAND programming voltage collapses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage monitor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6705LUB+T | Triple voltage monitor (3 inputs/outputs); lacks fourth channel and one adjustable input. | Suitable only where three-rail supervision suffices; cannot replace MAX6709LUB+T in four-rail designs. | Select when BOM simplification is prioritized over full quad coverage and system scalability is limited. |
| TPS3307-33DGNR | Triple supervisor with 3.3V fixed reset, 1.25V adjustable input, and manual reset; no second adjustable input. | Requires external components for fourth rail; lacks integrated hysteresis on adjustable inputs. | Choose for TI-based designs already using TPS33xx family; verify hysteresis and timing compatibility before substitution. |
Compared with MAX6705LUB+T and TPS3307-33DGNR, the MAX6709LUB+T uniquely delivers four fully independent monitoring channels with two adjustable inputs in a single µMAX package - essential for compact, multivoltage systems requiring complete rail visibility without cascading devices or external hysteresis networks.
Availability
MAX6709LUB+T is available at Aetrix Electronics and suitable for desktop computers, network switches, industrial printers, and storage controllers requiring stable component supply, long-term lifecycle support, and guaranteed lead-free compliance.
Supply support for MAX6709LUB+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power, sensing, and interface applications - known for high-accuracy voltage references and supervisory circuits.
The MAX6709LUB+T belongs to Maxim's low-power quad voltage monitor product line, engineered specifically for reliable, component-minimized power-supply supervision in multivoltage computing and communications platforms.
FAQ
What is the function of the adjustable inputs on the MAX6709LUB+T?
The MAX6709LUB+T features two adjustable inputs (IN1 and IN4) that accept external resistor-divider networks to set custom voltage thresholds as low as 0.62V. Each connects directly to a comparator referenced to the internal 0.62V bandgap, enabling precise monitoring of nonstandard rails like 2.8V or 1.2V. Unused adjustable inputs must be tied to GND to prevent floating nodes.
Does the MAX6709LUB+T provide hysteresis, and how is it implemented?
Yes, the MAX6709LUB+T integrates 0.3% of threshold voltage hysteresis internally - eliminating the need for external positive-feedback resistors. This hysteresis prevents output oscillation during slow-moving or noisy input transitions near trip points, ensuring clean, glitch-free PWRGD assertions without additional components.
Can the MAX6709LUB+T outputs drive standard logic interfaces directly?
Yes, all four PWRGD outputs on the MAX6709LUB+T are active-low open-drain with 10µA internal pullup to VCC, allowing direct connection to 1.8V, 3.3V, or 5V logic families. External pullups are optional and only needed when interfacing to higher-voltage domains; internal pullups eliminate the need for discrete resistors in same-supply applications.
What is the minimum operating voltage for the MAX6709LUB+T, and what happens below it?
The MAX6709LUB+T operates from 2.0V to 5.5V. Below 2.0V, its internal undervoltage lockout circuit forces all PWRGD outputs low - maintaining a known fault state even as VCC decays to 1V. This behavior ensures predictable system response during brownout conditions and prevents erratic output toggling.
How does the MAX6709LUB+T differ from the MAX6714 series?
The MAX6709LUB+T is a pure quad voltage monitor with four independent PWRGD outputs and no reset timing or manual reset input. In contrast, the MAX6714 integrates a timed RESET output, MR input, and three PFI/PFO channels - making it a supervisor with reset functionality. The MAX6709LUB+T is selected when discrete, simultaneous power-good signals are required without reset logic overhead.
MAX6709LUB+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 1.67V, 3.08V, Adj, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- <1ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-uMAX/uSOP
MAX6709LUB+T FAQ
1.How can I place an order for MAX6709LUB+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6709LUB+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6709LUB+T reliable?
The price and inventory of MAX6709LUB+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6709LUB+T is usually 5 days.
3.What payment methods are accepted for MAX6709LUB+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6709LUB+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6709LUB+T?
MAX6709LUB+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6709LUB+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6709LUB+T?
For technical support, including MAX6709LUB+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6709LUB+T requirements.
6.How does Aetrix verify that MAX6709LUB+T is sourced from the original manufacturer or authorized distributors?
All MAX6709LUB+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6709LUB+T meets industry standards.
7.What is the process for return or replacement of MAX6709LUB+T?
All MAX6709LUB+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6709LUB+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6709LUB+T part is unused and in its original packaging.
Return procedure for MAX6709LUB+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6709LUB+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

