Analog Devices Inc./Maxim Integrated MAX6715UTWGD3
- Part No.:
- MAX6715UTWGD3
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
MAX6715UTWGD3.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:695
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6715UTWGD3 from Maxim Integrated is a dual-voltage microprocessor supervisory circuit in SOT23-6 package, monitoring VCC1 (4.625V threshold) and VCC2 (3.075V threshold) with 210ms minimum reset timeout, push-pull active-low RST output, manual reset input, and guaranteed reset validity down to VCC1 or VCC2 = 0.8V - used in telecom power sequencing and server board management.
For engineers reviewing the MAX6715UTWGD3 datasheet, MAX6715UTWGD3 pinout, MAX6715UTWGD3 application, or MAX6715UTWGD3 equivalent, key selection factors include factory-trimmed dual-threshold accuracy, 14µA typical supply current at 3.6V, immunity to sub-100ns VCC transients, and compatibility with 1.8V–5.0V primary/0.9V–3.3V secondary supply rails.
Technical Context
The MAX6715UTWGD3 implements independent voltage comparators for VCC1 and VCC2, each with 0.5% hysteresis referenced to factory-trimmed thresholds (4.625V and 3.075V), and a digital reset timeout timer that restarts on any threshold violation before timeout completion. It guarantees correct reset logic state when either supply remains ≥0.8V.
Its push-pull RST output drives high to 0.8×VCC1 at 800µA source current and low to ≤0.4V at 3.2mA sink current, while the internal 50kΩ MR pullup enables direct connection of a momentary switch to GND without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Threshold | 4.625V (factory-trimmed falling threshold; ±125mV max deviation over temp) |
| VCC2 Threshold | 3.075V (factory-trimmed falling threshold; ±75mV max deviation over temp) |
| Reset Timeout | 210ms min (ensures µP initialization completes before release) |
| Supply Current | 14µA typ at 3.6V (enables >10-year battery life in always-on monitoring) |
| Reset Output Type | Push-pull active-low (no external pullup required; drives directly to µP reset pin) |
| Operating Temp | -40°C to +85°C (supports industrial-grade embedded control environments) |
| VCC Immunity | Valid reset assertion down to VCC1 or VCC2 = 0.8V (prevents spurious resets during brownout recovery) |
Pinout & Package
MAX6715UTWGD3 is housed in a 6-pin SOT23-6 package (1.6mm × 2.9mm × 1.1mm), RoHS-compliant, with gull-wing leads and thermal pad not connected internally.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low push-pull reset output; asserts when VCC1/VCC2 fall below thresholds or MR is pulled low |
| 2 | GND | System ground reference for all comparators and outputs |
| 3 | MR | Active-low manual reset input; internal 50kΩ pullup to VCC1; 1µs minimum pulse width |
| 4 | VCC2 | Secondary supply input (0.9V–3.3V range); powers internal VCC2 comparator and RST2 if present |
| 5 | VCC1 | Primary supply input (1.8V–5.0V range); powers core logic, VCC1 comparator, and RST output driver |
| 6 | NC | No connect (not bonded); must be left floating or tied to GND per layout best practice |
Key Features
| Feature | Design Value |
|---|---|
| Dual factory-trimmed voltage monitoring | Enables precise, zero-calibration power-rail supervision for 1.8V I/O + 3.3V core systems |
| 210ms reset timeout (min) | Guarantees sufficient hold time for BIOS/UEFI initialization on x86 server motherboards |
| Push-pull RST output | Eliminates need for external pullup resistor, reducing BOM count and PCB area in space-constrained modules |
| MR with 50kΩ internal pullup | Supports direct integration of tactile reset switches without discrete resistors or debounce circuitry |
| 0.8V valid-reset guarantee | Ensures deterministic reset behavior during deep brownout conditions common in DC-DC converter start-up |
Applications
| Telecom Power Sequencing | Server Board Management |
|---|---|
Use Scenario: Monitoring primary 48V-derived 3.3V bias rail and secondary 1.8V FPGA I/O rail in optical line terminal (OLT) chassis. IC Role / Device Role / Timing Role: Dual-supply supervisor asserting synchronized reset to CPU and FPGA upon either rail undervoltage. Use Value: Prevents metastability in multi-rail SoC boot sequences by enforcing strict voltage-ordering compliance per IEEE 802.3bt. |
Use Scenario: Supervising 5V standby and 3.3V main rails on ATX server motherboard during cold boot and AC loss events. IC Role / Device Role / Timing Role: Reset generator with 210ms timeout ensuring BMC firmware loads before host CPU release. Use Value: Eliminates need for discrete RC reset timers, improving timing repeatability across temperature (-40°C to +85°C). |
| Industrial PLC Controller | Network Switch ASIC Power-Up |
Use Scenario: Validating 24V-to-3.3V isolated DC-DC output and 5V auxiliary rail in DIN-rail mounted programmable logic controller. IC Role / Device Role / Timing Role: Fault detector triggering hardware reset on any rail dropout exceeding 210ms, bypassing software watchdog latency. Use Value: Meets IEC 61000-4-2/4-4 immunity requirements via <100ns glitch rejection and 0.8V low-VCC operation. |
Use Scenario: Coordinating power-up of 12nm Ethernet switch ASIC (1.0V core, 1.8V I/O) and PHY transceivers (2.5V analog). IC Role / Device Role / Timing Role: Dual-threshold monitor enabling staggered enable signals via RST-driven GPIOs to downstream LDOs. Use Value: Reduces risk of latch-up during mixed-voltage ASIC initialization by enforcing 4.625V/3.075V threshold precision ±0.5%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Single-supply monitor (3.3V only); no VCC2 input; 200ms timeout; open-drain RST | Lacks secondary rail monitoring; requires external pullup; unsuitable for dual-rail validation | Select only if system uses single regulated rail and can accommodate external pullup |
| ADM6710LAKSZ-REEL7 | Triple-supply monitor (1.2V/1.8V/3.3V); 200ms timeout; push-pull RST; -40°C to +125°C rating | Higher temp grade; extra voltage channel increases cost and footprint; over-spec for dual-rail use | Prefer when extended temperature range or third rail monitoring is required |
Compared with TPS3808G33DBVR and ADM6710LAKSZ-REEL7, MAX6715UTWGD3 uniquely delivers matched 4.625V/3.075V dual thresholds in a 6-pin SOT23 with push-pull output - optimizing BOM simplicity and timing accuracy for telecom and server dual-rail systems without overengineering.
Availability
MAX6715UTWGD3 is available at Aetrix Electronics and suitable for telecom power sequencing, server board management, and industrial PLC controller applications requiring stable component supply, long-lifecycle support, and guaranteed factory-trimmed voltage thresholds.
Supply support for MAX6715UTWGD3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and interface applications, with emphasis on high-reliability industrial and communications systems.
The MAX6715–MAX6729 family was engineered specifically for ultra-low-voltage, multi-rail microprocessor supervision in space-constrained telecom and computing equipment - prioritizing threshold accuracy, low quiescent current, and robust reset timing.
FAQ
What is the exact reset threshold voltage for VCC1 and VCC2 on MAX6715UTWGD3?
The MAX6715UTWGD3 has factory-trimmed reset thresholds of 4.625V for VCC1 (±125mV over temperature) and 3.075V for VCC2 (±75mV over temperature), as defined by the 'W' and 'G' suffixes in the part number per Maxim's Reset Voltage Threshold Suffix Guide. These values are guaranteed across the full -40°C to +85°C operating range and require no external calibration.
Does MAX6715UTWGD3 support manual reset functionality, and how is it implemented?
Yes, MAX6715UTWGD3 includes an active-low manual reset input (MR) with an internal 50kΩ pullup resistor to VCC1. Pulling MR low for ≥1µs forces an immediate reset assertion, which remains active for the full 210ms timeout period after MR returns high. No external components are needed - a simple momentary switch from MR to GND suffices.
What is the reset output configuration of MAX6715UTWGD3, and why does it matter for system design?
MAX6715UTWGD3 features a push-pull active-low RST output, meaning it actively drives both high (to 0.8×VCC1) and low (to ≤0.4V) without requiring an external pullup resistor. This reduces component count, eliminates pullup-related timing uncertainty, and ensures clean, fast edges critical for reliable µP reset signaling in high-speed server and telecom platforms.
Can MAX6715UTWGD3 operate reliably during deep supply brownouts?
Yes, MAX6715UTWGD3 guarantees valid reset output logic state as long as either VCC1 or VCC2 remains ≥0.8V - significantly lower than most supervisors. This ensures deterministic reset behavior during severe brownout conditions, such as DC-DC converter soft-start or input capacitor discharge, preventing spurious releases that could corrupt firmware execution.
How does the 210ms reset timeout period in MAX6715UTWGD3 align with typical processor boot requirements?
The 210ms minimum reset timeout in MAX6715UTWGD3 is designed to exceed typical BIOS/UEFI initialization windows on x86 server motherboards and FPGA configuration times in telecom line cards. It provides margin against worst-case temperature drift and ensures the host processor remains held in reset until all power rails are fully stabilized and clock sources locked.
MAX6715UTWGD3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.11V, 1.665V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
MAX6715UTWGD3 FAQ
1.How can I place an order for MAX6715UTWGD3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6715UTWGD3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6715UTWGD3 reliable?
The price and inventory of MAX6715UTWGD3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6715UTWGD3 is usually 5 days.
3.What payment methods are accepted for MAX6715UTWGD3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6715UTWGD3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6715UTWGD3?
MAX6715UTWGD3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6715UTWGD3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6715UTWGD3?
For technical support, including MAX6715UTWGD3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6715UTWGD3 requirements.
6.How does Aetrix verify that MAX6715UTWGD3 is sourced from the original manufacturer or authorized distributors?
All MAX6715UTWGD3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6715UTWGD3 meets industry standards.
7.What is the process for return or replacement of MAX6715UTWGD3?
All MAX6715UTWGD3 units undergo pre-shipment inspection (PSI). If there is an issue with MAX6715UTWGD3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6715UTWGD3 part is unused and in its original packaging.
Return procedure for MAX6715UTWGD3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6715UTWGD3 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

