Analog Devices Inc./Maxim Integrated MAX6722UTWGD3+
- Part No.:
- MAX6722UTWGD3+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- -
- Datasheet:
-
MAX6722UTWGD3+.pdf
- Description:
- MAX6722UTWGD3+
- Quantity:
- Payment:

- Shipping:

Inventory:2,184
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6722UTWGD3+ from Maxim Integrated is a dual-voltage microprocessor supervisory IC monitoring VCC1 (primary) and VCC2 (secondary) supplies, with manual reset input (MR), watchdog timer (WDI), and push-pull active-low RST output. It asserts reset if either supply drops below factory-trimmed thresholds (VTH1 = 4.625 V, VTH2 = 3.075 V), maintains reset for 210 ms (min), and operates down to VCC = 0.8 V. Used in telecom power management and industrial embedded controllers requiring reliable brownout detection.
For engineers reviewing the MAX6722UTWGD3+ datasheet, MAX6722UTWGD3+ pinout, MAX6722UTWGD3+ application, or MAX6722UTWGD3+ equivalent, key selection factors include its dual-supply monitoring capability, guaranteed reset validity at low VCC, integrated watchdog with 35 s startup/1.12 s normal timeout, manual reset input with 50 kΩ internal pullup, and SOT23-6 push-pull output configuration.
Technical Context
The MAX6722UTWGD3+ implements independent voltage comparators for VCC1 and VCC2, each with ±0.5% hysteresis and 20 ppm/°C tempco, ensuring stable threshold behavior across -40°C to +85°C. Its reset logic combines ORed fault conditions (VCC1/VCC2 undervoltage, MR low, WDI timeout) with a monolithic timeout counter that restarts on any valid recovery event.
It features a dual-mode watchdog: 35 s minimum initial timeout after power-up or reset, followed by 1.12 s minimum normal timeout triggered by first WDI edge; WDI accepts CMOS/TTL levels with 100 ns glitch rejection and 200 ns MR-to-reset delay. The push-pull RST output drives high to 0.8 × VCC1 at 800 µA and sinks to 0.4 V at 3.2 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Reset Threshold | 4.625 V (typ), factory-trimmed - ensures reliable reset assertion before 5 V system rail collapse |
| VCC2 Reset Threshold | 3.075 V (typ), factory-trimmed - matches common 3.3 V I/O supply tolerance band |
| Reset Timeout Period | 210 ms (min) - provides sufficient hold time for CPU initialization and peripheral settling |
| Watchdog Timeout | 1.12 s (min) normal mode - enables rapid fault detection without false triggers during software loops |
| Supply Current | 14 µA (typ) at 3.6 V - minimizes quiescent load in battery-backed or energy-sensitive systems |
| Operating Temperature | -40°C to +85°C - supports industrial and telecom equipment deployment without derating |
| Reset Output Type | Push-pull active-low - eliminates need for external pullup and ensures defined logic state during power ramp |
Pinout & Package
MAX6722UTWGD3+ is housed in a 6-pin SOT23-6 package (2.9 mm × 1.6 mm × 1.1 mm), RoHS-compliant and lead-free (+ suffix). Pin 1 is marked with a dot; device orientation follows JEDEC MO-178AB standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RST | Active-low reset output | Push-pull driver referenced to VCC1; asserts low on fault and holds for 210 ms min after recovery |
| 2 - GND | Ground reference | Common return for all internal comparators, timers, and output drivers; must be low-impedance |
| 3 - MR | Manual reset input | Active-low with 50 kΩ internal pullup to VCC1; 1 µs minimum pulse width; immune to <100 ns glitches |
| 4 - VCC2 | Secondary supply input | Powers internal circuitry when > VCC1; monitored at 3.075 V threshold; supports 0.9–3.3 V range |
| 5 - VCC1 | Primary supply input | Main power rail input (1.8–5.0 V); monitored at 4.625 V threshold; powers RST output stage |
| 6 - WDI | Watchdog input | Edge-sensitive input; clears watchdog on rising/falling transition; 50 ns minimum pulse width required |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneous VCC1 (4.625 V) and VCC2 (3.075 V) supervision with separate comparators and hysteresis |
| Guaranteed reset validity down to 0.8 V | Ensures correct RST logic state even during deep brownout - critical for safe CPU shutdown sequencing |
| Dual-mode watchdog timer | 35 s startup timeout allows full boot sequence; 1.12 s normal timeout detects runtime hangs without false resets |
| Low 14 µA supply current | Reduces standby power in always-on systems - e.g., remote sensors or network edge devices |
| Immunity to short VCC transients | Rejects <20 µs negative glitches up to 100 mV overdrive - prevents spurious resets in noisy power environments |
Applications
| Telecom Power Sequencing | Industrial PLC Controller |
|---|---|
|
Use Scenario: Monitoring primary 4.8 V DC-DC output and secondary 3.3 V FPGA I/O rail in a base station power module. IC Role / Device Role / Timing Role: Dual-rail supervisor asserting reset if either rail falls below spec, coordinating safe reinitialization of RF front-end and digital baseband. Use Value: Prevents partial configuration of FPGA or corrupted register writes during unstable power-up, eliminating field failures due to marginal supply conditions. |
Use Scenario: Supervising 5 V CPU core and 3.3 V communication interface supplies in an industrial programmable logic controller. IC Role / Device Role / Timing Role: Fault detector triggering hardware reset on undervoltage, while WDI monitors firmware execution integrity via periodic GPIO toggles. Use Value: Enables deterministic recovery from lockups caused by EMI-induced code corruption, meeting IEC 61000-4-4 immunity requirements. |
| Network Router Management | Battery-Powered Edge Gateway |
|
Use Scenario: Ensuring clean boot of ARM-based SoC in enterprise router, where 5 V main and 3.3 V PHY supplies must stabilize before firmware execution. IC Role / Device Role / Timing Role: Dual-threshold supervisor with 210 ms reset hold time, synchronized with PMIC power-good signals. Use Value: Eliminates race conditions between supply stabilization and CPU clock enable, reducing boot failure rate to <1 ppm. |
Use Scenario: Managing Li-ion battery-backed operation in smart meter gateway, monitoring 3.6 V main rail and 3.0 V RTC backup supply. IC Role / Device Role / Timing Role: Low-current (14 µA) supervisor with MR input for button-initiated firmware update reset and WDI for watchdog-enforced task scheduling. Use Value: Extends battery life beyond 10 years in sleep mode while guaranteeing fail-safe recovery from brownout events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6720UTWGD3+ | Same pinout, identical VTH1/VTH2 thresholds and timeout, but open-drain RST output instead of push-pull | Requires external pullup resistor; unsuitable where defined high-state during reset deassertion is mandatory | Select MAX6720UTWGD3+ only if system design already includes pullup or uses bidirectional µP reset pins |
| TPS3808G33DBVR | Single-supply monitor (3.3 V only), no WDI or MR; 200 ms timeout; 1.6 µA typical current | Lacks dual-rail capability and watchdog - cannot replace MAX6722UTWGD3+ in systems requiring VCC1+VCC2 coordination | Use TPS3808G33DBVR only for cost-sensitive single-rail applications without watchdog or manual reset needs |
Compared with MAX6722UTWGD3+, MAX6720UTWGD3+ offers identical supervision logic but requires board-level pullup for RST, while TPS3808G33DBVR reduces BOM count in single-rail designs but sacrifices dual-monitoring, watchdog, and manual reset functionality essential for complex embedded systems.
Availability
MAX6722UTWGD3+ is available at Aetrix Electronics and suitable for telecom infrastructure, industrial control, and battery-operated edge computing applications requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for MAX6722UTWGD3+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power, sensing, and connectivity applications, with emphasis on reliability and integration for harsh environments.
The MAX6715–MAX6729 family delivers ultra-low-voltage supervisory circuits targeting multivoltage embedded systems where space, power, and fault coverage are critical - especially in telecom, industrial, and portable equipment.
FAQ
What is the exact reset threshold voltage for VCC1 on the MAX6722UTWGD3+?
The MAX6722UTWGD3+ has a factory-trimmed VCC1 reset threshold of 4.625 V (typical), with a guaranteed range of 4.500 V to 4.750 V over temperature. This value is encoded in the "WG" suffix per Maxim's Reset Voltage Threshold Suffix Guide and is validated across the full -40°C to +85°C operating range. The MAX6722UTWGD3+ uses this precise threshold to ensure reset assertion occurs before downstream 5 V logic becomes unreliable.
Does the MAX6722UTWGD3+ support monitoring a third voltage rail?
No, the MAX6722UTWGD3+ is a dual-voltage supervisor and does not include the RSTIN input required for triple-voltage monitoring. That function is reserved for variants like MAX6723–MAX6727. The MAX6722UTWGD3+ monitors only VCC1 and VCC2, with fixed thresholds of 4.625 V and 3.075 V respectively. Adding a third rail would require external circuitry or selecting a different part number within the MAX6715–MAX6729 family.
What is the watchdog timeout behavior of the MAX6722UTWGD3+ after power-up?
The MAX6722UTWGD3+ implements a dual-mode watchdog: after power-up or any reset event, it enters a 35 s (minimum) startup timeout period. Once the first valid WDI edge occurs - rising or falling - it transitions to the 1.12 s (minimum) normal timeout mode. This architecture prevents false timeouts during boot while enabling rapid hang detection during runtime. The MAX6722UTWGD3+ guarantees both timing values across temperature and supply variations.
Can the MAX6722UTWGD3+ operate with VCC1 below 1.8 V?
No - the MAX6722UTWGD3+ specifies a minimum VCC1 operating voltage of 1.8 V per its Absolute Maximum Ratings and Electrical Characteristics tables. While reset output validity is guaranteed down to VCC = 0.8 V, the device requires VCC1 ≥ 1.8 V to power internal circuitry and maintain functional operation. Operating VCC1 below 1.8 V may result in undefined behavior, including failure to assert reset or incorrect watchdog timing. The MAX6722UTWGD3+ is not rated for sub-1.8 V primary supply use.
Is the MR input on the MAX6722UTWGD3+ compatible with 1.8 V logic levels?
Yes - the MR input on the MAX6722UTWGD3+ accepts standard CMOS/TTL logic levels referenced to VCC1: VIH ≥ 0.7 × VCC1 and VIL ≤ 0.3 × VCC1. With VCC1 = 1.8 V, this translates to VIH ≥ 1.26 V and VIL ≤ 0.54 V, fully compatible with 1.8 V logic families. The internal 50 kΩ pullup ensures MR defaults high when floating, and the 1 µs minimum pulse width requirement accommodates standard GPIO toggle speeds. This makes the MAX6722UTWGD3+ suitable for direct interfacing with low-voltage microcontrollers.
MAX6722UTWGD3+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- Number of Voltages Monitored:
- -
- Voltage - Threshold:
- -
- Output:
- -
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MAX6722UTWGD3+ FAQ
1.How can I place an order for MAX6722UTWGD3+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6722UTWGD3+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6722UTWGD3+ reliable?
The price and inventory of MAX6722UTWGD3+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6722UTWGD3+ is usually 5 days.
3.What payment methods are accepted for MAX6722UTWGD3+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6722UTWGD3+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6722UTWGD3+?
MAX6722UTWGD3+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6722UTWGD3+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6722UTWGD3+?
For technical support, including MAX6722UTWGD3+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6722UTWGD3+ requirements.
6.How does Aetrix verify that MAX6722UTWGD3+ is sourced from the original manufacturer or authorized distributors?
All MAX6722UTWGD3+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6722UTWGD3+ meets industry standards.
7.What is the process for return or replacement of MAX6722UTWGD3+?
All MAX6722UTWGD3+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6722UTWGD3+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6722UTWGD3+ part is unused and in its original packaging.
Return procedure for MAX6722UTWGD3+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6722UTWGD3+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
