Analog Devices Inc./Maxim Integrated MAX6723UTWGD3+T
- Part No.:
- MAX6723UTWGD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-6
- Datasheet:
-
MAX6723UTWGD3+T.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6723UTWGD3+T from Maxim Integrated is a triple-voltage microprocessor supervisory circuit in 6-pin SOT23 package, monitoring VCC1 (4.625V threshold), VCC2 (3.075V threshold), and an externally adjustable RSTIN input (626.5mV reference). It asserts active-low open-drain reset for ≥210ms after any monitored supply drops below threshold or manual reset is triggered, and includes watchdog timer with 35s startup/1.12s normal timeout. Used in multivoltage telecom and industrial systems requiring reliable power-up sequencing and brownout protection.
For engineers reviewing the MAX6723UTWGD3+T datasheet, MAX6723UTWGD3+T pinout, MAX6723UTWGD3+T application, or MAX6723UTWGD3+T equivalent, key selection criteria include triple-supply monitoring capability, factory-trimmed dual thresholds, RSTIN-adjustable third voltage down to 0.62V, 210ms reset timeout, and guaranteed reset validity down to VCC1/VCC2 = 0.8V - critical for low-voltage battery-operated and embedded control designs.
Technical Context
The MAX6723UTWGD3+T implements dual independent voltage comparators for VCC1 and VCC2, plus a high-impedance RSTIN comparator referenced to a 626.5mV internal bandgap. Reset assertion is latched and held by a monostable timeout circuit with 210ms minimum duration, immune to sub-20µs VCC transients.
It features an open-drain RST output (driven by VCC1), manual reset input (MR) with 50kΩ internal pullup, and watchdog timer with dual-mode operation: 35s initial timeout after reset, then 1.12s normal timeout after first WDI edge. No power-fail (PFI/PFO) or active-high reset functions are included in this variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Threshold | 4.625V (factory-trimmed, ±125mV tolerance) - sets primary supply brownout detection point for 5V or 4.8V rails |
| VCC2 Threshold | 3.075V (factory-trimmed, ±75mV tolerance) - monitors secondary 3.3V rail with guaranteed operation down to 0.8V supply |
| RSTIN Reference | 626.5mV (internal bandgap, ±15.5mV) - enables external resistor-divider to monitor third supply as low as 0.62V |
| Reset Timeout | 210ms (minimum) - ensures sufficient hold time for processor initialization and peripheral stabilization |
| Supply Current | 14µA typical at 3.6V - enables use in always-on battery-backed systems without significant drain |
| Watchdog Timeout | 35s startup / 1.12s normal mode - accommodates long boot sequences then enforces tight software execution monitoring |
| Operating Temp | -40°C to +85°C - qualified for industrial and telecom equipment environments |
Pinout & Package
MAX6723UTWGD3+T is housed in a 6-pin SOT23-6 package (2.9mm × 1.6mm × 1.1mm), surface-mount, lead-free (RoHS-compliant), with gull-wing leads and thermal pad not present.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low open-drain reset output referenced to VCC1; requires external pullup; asserts when VCC1/VCC2/RSTIN drop below thresholds or MR is pulled low |
| 2 | GND | Ground reference for all internal comparators, timers, and I/O; must be low-impedance connection to system ground plane |
| 3 | MR | Active-low manual reset input with 50kΩ internal pullup to VCC1; pulse width ≥1µs required to trigger reset; noise-immune with optional 0.1µF capacitor to GND |
| 4 | VCC2 | Secondary supply input (0.9V–3.3V range); powers internal circuitry when > VCC1 and sets VCC2 threshold comparator reference |
| 5 | WDI | Watchdog input; rising/falling edge resets 1.12s timeout; no transition >35s after reset triggers initial watchdog timeout |
| 6 | VCC1 | Primary supply input (1.8V–5.0V range); powers device when > VCC2 and sets VCC1 threshold comparator reference |
Key Features
| Feature | Design Value |
|---|---|
| Triple-supply monitoring | Simultaneous VCC1 (4.625V), VCC2 (3.075V), and RSTIN (adjustable via resistor divider) supervision - eliminates need for discrete comparators in multirail systems |
| Guaranteed reset validity | Reset output remains logic-valid down to VCC1 or VCC2 = 0.8V - ensures deterministic behavior during deep brownout conditions |
| Dual-mode watchdog | 35s startup timeout allows full system boot before enabling 1.12s runtime monitoring - prevents false resets during initialization |
| Low quiescent current | 14µA typical at 3.6V - extends battery life in portable and energy-sensitive applications without sacrificing supervision reliability |
| Immunity to VCC glitches | Rejects negative-going transients <20µs (depending on overdrive) - avoids spurious resets from switching noise or ESD coupling |
Applications
| Telecom Line Card Power Management | Industrial PLC CPU Module |
|---|---|
Use Scenario: Monitoring 48V-to-5V/3.3V DC-DC outputs in carrier-grade line cards where multiple rails must sequence and remain stable during hot-swap events. IC Role / Device Role / Timing Role: Triple-supervisory IC asserting reset if primary 5V rail sags below 4.625V, secondary 3.3V rail drops below 3.075V, or auxiliary 2.5V rail (via RSTIN divider) falls out of spec. Use Value: Prevents firmware corruption during partial power loss by holding CPU in reset until all three rails stabilize for ≥210ms - meeting GR-1089 immunity requirements. |
Use Scenario: Ensuring deterministic startup and fault recovery in DIN-rail mounted programmable logic controllers exposed to wide ambient temperature swings and conducted transients. IC Role / Device Role / Timing Role: Supervising 24V-derived 5V logic rail, 3.3V FPGA core rail, and 1.8V I/O rail (via RSTIN) while providing manual reset via front-panel button (MR) and watchdog supervision of main controller firmware. Use Value: Guarantees valid reset assertion even at VCC = 0.8V - critical for maintaining safe state during undervoltage lockout in harsh industrial environments. |
| Portable Medical Diagnostic Device | Network Switch ASIC Power Domain |
Use Scenario: Battery-powered ultrasound or ECG unit with Li-ion (3.0–4.2V), regulated 3.3V, and low-noise 1.8V analog rails requiring coordinated power-up and brownout response. IC Role / Device Role / Timing Role: Monitoring battery voltage (VCC1), 3.3V digital rail (VCC2), and 1.8V analog rail (RSTIN) to assert reset before ADC/DAC biasing fails, with MR enabling clinician-initiated recalibration. Use Value: 14µA supply current minimizes standby drain; 210ms timeout ensures FPGA configuration completes before release from reset - improving time-to-diagnosis. |
Use Scenario: High-density Ethernet switch ASIC with multiple power domains (12V, 5V, 3.3V, 1.2V) where supervisor must detect failure on any domain and trigger controlled shutdown. IC Role / Device Role / Timing Role: Using RSTIN to monitor 1.2V core rail (via 0.626V reference + resistor divider), VCC1 for 5V I/O, VCC2 for 3.3V management bus - all feeding single open-drain RST to ASIC's global reset controller. Use Value: Single-chip triple monitoring reduces BOM count vs. discrete solutions; open-drain RST supports wired-OR reset bus architecture across multiple ASICs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6724UTWGD3+T | Identical triple-monitoring function and thresholds, but features push-pull (not open-drain) RST output referenced to VCC1 | Requires no external pullup resistor; incompatible with wired-OR reset buses; better for driving CMOS inputs directly | Select MAX6724UTWGD3+T only if system uses single-point reset distribution and benefits from lower output impedance |
| TPS3808G33DBVR | Dual-supply monitor (VDD only, no RSTIN), fixed 3.3V threshold, 200ms timeout, 1.6µA quiescent current, SOT23-6 | Lacks third-voltage monitoring and watchdog; optimized for ultra-low-power single-rail applications | Choose TPS3808G33DBVR only when monitoring only one rail and minimizing supply current is paramount |
Compared with MAX6724UTWGD3+T, the MAX6723UTWGD3+T provides open-drain flexibility for shared reset buses, while TPS3808G33DBVR trades triple monitoring and watchdog for 90% lower quiescent current - making MAX6723UTWGD3+T optimal for multirail systems requiring robust fault coverage and deterministic timing.
Availability
MAX6723UTWGD3+T is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, portable medical devices, and network switch designs requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX6723UTWGD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for industrial, communications, and computing markets.
The MAX6715–MAX6729 family was designed specifically for space-constrained multivoltage systems needing reliable, low-quiescent-current supervision with flexible threshold options, watchdog safety, and guaranteed operation down to 0.8V supply - targeting telecom, industrial, and portable equipment.
FAQ
What is the exact reset threshold voltage for VCC1 on the MAX6723UTWGD3+T?
The MAX6723UTWGD3+T has a factory-trimmed VCC1 reset threshold of 4.625V, with a tolerance of ±125mV (min 4.500V, max 4.750V) over temperature. This value is encoded in the "W" suffix per Maxim's Reset Voltage Threshold Suffix Guide and is verified across the -40°C to +85°C operating range. The MAX6723UTWGD3+T uses this precise threshold to supervise 5V or 4.8V system rails.
Does the MAX6723UTWGD3+T support monitoring a third voltage, and how is it configured?
Yes, the MAX6723UTWGD3+T supports third-voltage monitoring via its RSTIN pin, which compares the applied voltage against an internal 626.5mV reference. To monitor a third supply (e.g., 2.5V or 1.8V), connect a resistor divider between that supply and ground, with the midpoint fed to RSTIN. The MAX6723UTWGD3+T datasheet provides the formula VEXT_TH = 626.5mV × ((R1 + R2)/R2) for setting the trip point.
What is the function of the WDI pin on the MAX6723UTWGD3+T, and what timing applies?
The WDI (Watchdog Input) pin on the MAX6723UTWGD3+T monitors microprocessor activity: a rising or falling edge clears the watchdog timer. After reset, it enters a 35s minimum startup timeout; upon first WDI transition, it switches to 1.12s minimum normal timeout. If no edge occurs within the active timeout period, MAX6723UTWGD3+T asserts RST for 210ms. This dual-mode behavior prevents false resets during boot while ensuring rapid fault detection during runtime.
Is the reset output of the MAX6723UTWGD3+T open-drain or push-pull, and what are the drive requirements?
The MAX6723UTWGD3+T features an open-drain RST output (Pin 1), requiring an external pullup resistor to VCC1 or another logic rail. It sinks up to 3.2mA when asserted (VOL ≤ 0.4V at VCC1 ≥ 4.5V) and exhibits ≤0.5µA leakage when deasserted. This configuration enables wired-OR reset bus architectures and compatibility with bidirectional µP reset pins - a key distinction from push-pull variants like MAX6724UTWGD3+T.
What is the minimum supply voltage at which the MAX6723UTWGD3+T guarantees correct reset output logic state?
The MAX6723UTWGD3+T guarantees correct reset output logic state - i.e., valid high/low assertion - as long as either VCC1 or VCC2 remains above 0.8V. This specification is explicitly guaranteed in the Absolute Maximum Ratings and Electrical Characteristics tables, enabling reliable operation during deep brownout conditions where other supervisors may fail unpredictably. This behavior is intrinsic to the MAX6723UTWGD3+T's internal biasing and comparator design.
MAX6723UTWGD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 1.11V, 1.665V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-6
MAX6723UTWGD3+T FAQ
1.How can I place an order for MAX6723UTWGD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6723UTWGD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6723UTWGD3+T reliable?
The price and inventory of MAX6723UTWGD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6723UTWGD3+T is usually 5 days.
3.What payment methods are accepted for MAX6723UTWGD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6723UTWGD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6723UTWGD3+T?
MAX6723UTWGD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6723UTWGD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6723UTWGD3+T?
For technical support, including MAX6723UTWGD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6723UTWGD3+T requirements.
6.How does Aetrix verify that MAX6723UTWGD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6723UTWGD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6723UTWGD3+T meets industry standards.
7.What is the process for return or replacement of MAX6723UTWGD3+T?
All MAX6723UTWGD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6723UTWGD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6723UTWGD3+T part is unused and in its original packaging.
Return procedure for MAX6723UTWGD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6723UTWGD3+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

