My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6725AKARVD3+
- Part No.:
- MAX6725AKARVD3+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6725AKARVD3+.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL SOT23-8
- Quantity:
- Payment:
- Shipping:
Inventory:2,257
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6725AKARVD3+ from Maxim Integrated is a dual-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (primary supply) and VCC2 (secondary supply) with factory-trimmed reset thresholds of 4.625V and 3.075V respectively, and featuring a 210ms minimum reset timeout period. It asserts active-low reset outputs when either supply falls below threshold and maintains reset for the full timeout after recovery - critical for reliable boot sequencing in multivoltage embedded systems.
For engineers reviewing the MAX6725AKARVD3+ datasheet, MAX6725AKARVD3+ pinout, MAX6725AKARVD3+ application, or MAX6725AKARVD3+ equivalent, key selection considerations include its dual-supply monitoring capability, guaranteed reset validity down to VCC1 or VCC2 = 0.8V, push-pull RST/RST2 outputs referenced to VCC1/VCC2, manual-reset input with internal 50kΩ pullup, and immunity to short VCC transients.
Technical Context
The MAX6725AKARVD3+ implements independent voltage comparators for VCC1 and VCC2, each with ±0.5% typical hysteresis and 20ppm/°C tempco, ensuring stable threshold behavior across -40°C to +125°C. Its reset logic combines OR-ed fault detection (VCC1/VCC2 undervoltage, MR assertion) with a monolithic timeout counter that restarts on any new fault before timeout completion.
This device integrates a manual-reset input (MR) with 1µs minimum pulse width and 100ns glitch rejection, and supports push-pull reset outputs referenced to their respective supply rails - RST to VCC1 and RST2 to VCC2 - enabling direct interface with mixed-voltage microcontrollers without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Reset Threshold | 4.625V (factory-trimmed, falling edge; ensures reliable reset assertion during 5V rail brownout) |
| VCC2 Reset Threshold | 3.075V (factory-trimmed, falling edge; matches common 3.3V I/O supply tolerance) |
| Reset Timeout Period | 210ms min (D3 suffix; provides sufficient hold time for slow-starting DC-DC converters) |
| Supply Current | 15µA typ at 3.6V (enables use in battery-backed systems with multi-year standby life) |
| Operating Temperature | -40°C to +125°C (supports automotive under-hood and industrial control environments) |
| Reset Output Type | Push-pull RST and RST2 (eliminates need for external pullups; RST referenced to VCC1, RST2 to VCC2) |
| MR Input Pullup | 50kΩ internal to VCC1 (allows direct switch-to-GND connection without external components) |
Pinout & Package
MAX6725AKARVD3+ is housed in an 8-pin SOT23 package (JEDEC MO-203AA), with pin 1 marked by a dot. The package supports reflow soldering per JEDEC J-STD-020 and operates up to +125°C junction temperature.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RST | Active-low reset output | Push-pull driver referenced to VCC1; asserts low on VCC1/VCC2 undervoltage or MR activation; remains low for full 210ms timeout |
| 2: GND | Ground reference | Common return for all internal circuits and output drivers; must be low-impedance connection |
| 3: MR | Active-low manual-reset input | Internal 50kΩ pullup to VCC1; 1µs minimum pulse width; 100ns glitch rejection; resets system on logic-low assertion |
| 4: VCC2 | Secondary supply input | Powers internal circuitry when VCC2 > VCC1; input for 3.075V reset comparator; valid down to 0.8V |
| 5: VCC1 | Primary supply input | Main power source; input for 4.625V reset comparator; powers RST output driver; valid down to 0.8V |
| 6: RST2 | Active-low secondary reset output | Push-pull driver referenced to VCC2; mirrors RST logic but rail-referenced for 3.3V domain interfacing |
| 7: WDI | Watchdog input | Disables watchdog when left open (200nA unconnected-state detector); accepts CMOS levels; triggers reset if static >35s (startup) or >1.12s (normal) |
| 8: PFI | Power-fail input | High-impedance comparator input (626.5mV threshold); enables early warning of supply decay before VCC2 collapse |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent supply monitoring | Simultaneous VCC1 (4.625V) and VCC2 (3.075V) supervision with separate comparators and hysteresis |
| Guaranteed reset validity at low VCC | Functional reset assertion and output state integrity maintained even when VCC1 or VCC2 drops to 0.8V |
| Immunity to VCC transients | Withstands negative-going VCC glitches ≤20µs at 100mV overdrive without spurious reset generation |
| Low-power operation | 15µA typical supply current enables integration into always-on subsystems without significant battery drain |
| Integrated manual-reset interface | On-chip 50kΩ pullup eliminates external resistor; supports direct momentary switch to GND with no debounce required |
Applications
| Industrial PLC Controller | Automotive ADAS Camera Module |
|---|---|
Use Scenario: A programmable logic controller monitors 24V field bus and 3.3V logic supply, requiring coordinated reset during brownout events. IC Role / Device Role / Timing Role: MAX6725AKARVD3+ acts as dual-rail supervisor, asserting RST (to 24V logic domain via level shifter) and RST2 (directly to 3.3V FPGA) simultaneously upon either rail failure. Use Value: Ensures deterministic system recovery by holding both domains in reset for 210ms, preventing partial initialization and metastability in FPGA configuration logic. | Use Scenario: An automotive camera ECU powered by 12V input and regulated 1.2V/3.3V rails must survive load-dump and cold-crank conditions. IC Role / Device Role / Timing Role: MAX6725AKARVD3+ monitors 3.3V I/O rail (VCC2) and 1.2V core rail (via resistor divider on VCC1 input), generating synchronized reset pulses. Use Value: Guaranteed reset validity down to 0.8V allows clean shutdown during cold-crank (battery dip to 6V), avoiding corrupted image sensor register writes. |
| Telecom Line Card | Medical Infusion Pump |
Use Scenario: A line card with separate 48V backplane, 3.3V management, and 1.8V DSP supplies requires fail-safe power sequencing. IC Role / Device Role / Timing Role: MAX6725AKARVD3+ supervises 3.3V (VCC2) and 1.8V (via RSTIN divider on VCC1), using MR for hot-swap insertion reset initiation. Use Value: Push-pull RST2 output directly drives 3.3V CPLD reset, while RST drives 1.8V domain via simple resistive divider - eliminating level translators. | Use Scenario: A battery-powered infusion pump uses 3.3V MCU and 5V motor driver, requiring fail-safe shutdown before battery depletion. IC Role / Device Role / Timing Role: MAX6725AKARVD3+ monitors main 3.3V rail (VCC2) and backup 5V rail (VCC1), with PFI connected to battery voltage divider for early low-battery warning. Use Value: PFO output triggers MCU interrupt at 3.2V battery level, allowing 20 seconds of controlled drug delivery before hard reset at 3.075V (VCC2 threshold). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6726AKARVD3+ | Identical pinout, package, and electrical specs; differs only in reset threshold suffix (VTH1=4.625V, VTH2=3.075V same), but features active-high RST output instead of active-low | Required where host MCU demands active-high reset assertion rather than active-low | Select MAX6726AKARVD3+ only when system-level reset polarity mandates high-true signaling |
| TPS3808G33DBVR | Single-supply supervisor (monitors only one rail); 3.3V fixed threshold; 200ms timeout; SOT23-6 package; no RST2 or PFI | Limited to single-rail systems; lacks secondary reset output and power-fail monitoring capability | Use only for cost-sensitive, single-voltage applications where dual-rail supervision is unnecessary |
Compared with MAX6726AKARVD3+, the MAX6725AKARVD3+ provides active-low reset polarity essential for legacy microcontrollers, while TPS3808G33DBVR offers lower cost and smaller footprint but sacrifices dual-supply monitoring, secondary reset output, and power-fail functionality required in complex multirail systems.
Availability
MAX6725AKARVD3+ is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, and telecom infrastructure requiring stable component supply, long-term lifecycle support, and AEC-Q100-aligned reliability.
Supply support for MAX6725AKARVD3+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog and mixed-signal ICs for demanding industrial, automotive, and communications applications.
The MAX6715A–MAX6729A family delivers ultra-low-voltage microprocessor supervisory circuits optimized for multivoltage system reliability, with emphasis on guaranteed operation down to 0.8V supply and robust noise immunity in harsh environments.
FAQ
What is the exact reset threshold voltage for VCC1 and VCC2 on the MAX6725AKARVD3+?
The MAX6725AKARVD3+ has factory-trimmed reset thresholds of 4.625V for VCC1 (primary supply) and 3.075V for VCC2 (secondary supply), as indicated by the "RV" suffix in the part number per Maxim's Reset Voltage Threshold Suffix Guide. These values are specified at the falling edge with ±0.5% typical hysteresis and 20ppm/°C tempco across temperature.
Does the MAX6725AKARVD3+ support monitoring a third voltage rail?
The MAX6725AKARVD3+ does not include the RSTIN input pin required for external triple-voltage monitoring - that feature is present only in MAX6719A/MAX6720A/MAX6723A–MAX6727A variants. Its 8-pin SOT23 pinout allocates pins exclusively for dual-supply supervision (VCC1/VCC2), dual reset outputs (RST/RST2), MR, WDI, PFI, GND, and VCC1 - no dedicated RSTIN terminal.
What is the function of Pin 8 (PFI) on the MAX6725AKARVD3+ and how is it used?
Pin 8 (PFI) on the MAX6725AKARVD3+ is the power-fail input, a high-impedance comparator input with a 626.5mV internal reference. When the voltage at PFI falls below this threshold - typically set via an external resistor divider from a monitored supply - the PFO output (not present on MAX6725AKARVD3+) would assert. However, MAX6725AKARVD3+ does not include PFO; PFI is included for compatibility but unused in this variant.
Can the MAX6725AKARVD3+ operate with VCC1 and VCC2 supplied from different voltage sources?
Yes, the MAX6725AKARVD3+ is explicitly designed for independent dual-supply monitoring: VCC1 (4.625V threshold) and VCC2 (3.075V threshold) may be sourced from separate regulators or power domains. The device guarantees correct reset logic state as long as either supply remains ≥0.8V, and RST/RST2 outputs are rail-referenced (RST to VCC1, RST2 to VCC2) for proper interfacing.
What watchdog functionality does the MAX6725AKARVD3+ provide?
MAX6725AKARVD3+ includes a watchdog input (WDI, Pin 7) compatible with the MAX6721A–MAX6729A dual-mode architecture: 35s minimum startup period after reset, followed by 1.12s minimum normal timeout. WDI is disabled by leaving it unconnected (200nA internal detector). It does not include watchdog output or status flag - only input-triggered reset assertion.
MAX6725AKARVD3+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 1.575V, 2.625V, Adj
- Output:
- Open Drain, Open Drain
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6725AKARVD3+ FAQ
1.How can I place an order for MAX6725AKARVD3+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6725AKARVD3+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6725AKARVD3+ reliable?
The price and inventory of MAX6725AKARVD3+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6725AKARVD3+ is usually 5 days.
3.What payment methods are accepted for MAX6725AKARVD3+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6725AKARVD3+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6725AKARVD3+?
MAX6725AKARVD3+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6725AKARVD3+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6725AKARVD3+?
For technical support, including MAX6725AKARVD3+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6725AKARVD3+ requirements.
6.How does Aetrix verify that MAX6725AKARVD3+ is sourced from the original manufacturer or authorized distributors?
All MAX6725AKARVD3+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6725AKARVD3+ meets industry standards.
7.What is the process for return or replacement of MAX6725AKARVD3+?
All MAX6725AKARVD3+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6725AKARVD3+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6725AKARVD3+ part is unused and in its original packaging.
Return procedure for MAX6725AKARVD3+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6725AKARVD3+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
