My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6725AKAVDD3+T
- Part No.:
- MAX6725AKAVDD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6725AKAVDD3+T.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL SOT23-8
- Quantity:
- Payment:
- Shipping:
Inventory:1,245
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6725AKAVDD3+T from Maxim Integrated is a dual-supply ultra-low-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (primary) and VCC2 (secondary) supplies with factory-trimmed reset thresholds of 4.625V (VTH1) and 3.075V (VTH2), respectively, and featuring manual-reset input (MR), push-pull active-low RST output, and 14µA typical supply current at 3.6V - used for reliable power-on reset and brownout detection in multivoltage embedded systems.
For engineers reviewing the MAX6725AKAVDD3+T datasheet, MAX6725AKAVDD3+T pinout, MAX6725AKAVDD3+T application, or MAX6725AKAVDD3+T equivalent, this page delivers verified technical context, exact pin functions, real-world use cases in telecom and industrial equipment, and two validated alternative parts with documented functional and application differences.
Technical Context
The MAX6725AKAVDD3+T implements dual independent voltage comparators with hysteresis (0.5% of threshold), guaranteed reset assertion down to VCC1 or VCC2 = 0.8V, and a fixed 140ms minimum reset timeout period (D3 suffix). It uses internal 50kΩ MR pullup and supports CMOS-level MR triggering with 1µs minimum pulse width and 100ns glitch rejection.
This variant includes push-pull RST output referenced to VCC1, active-low MR input, no watchdog or RSTIN/PFI functionality, and operates across –40°C to +125°C. Its reset logic remains valid during VCC transients up to 20µs (at 100mV overdrive), and it draws only 15µA typical ICC1 at VCC1 = 3.6V with all outputs unasserted.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Reset Threshold | 4.625V (typ), factory-trimmed - ensures reliable reset assertion when primary supply drops below nominal 4.63V rail (e.g., 5V system with 5% tolerance) |
| VCC2 Reset Threshold | 3.075V (typ), factory-trimmed - monitors secondary 3.3V rail with ±0.075V accuracy for coordinated dual-rail reset sequencing |
| Reset Timeout Period | 140ms (min), D3 suffix - provides sufficient hold time for microprocessor initialization and PLL lock in embedded controllers |
| Supply Current | 15µA (typ) at VCC1 = 3.6V - enables battery-backed operation in portable equipment without significant standby drain |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive and industrial control applications requiring extended thermal range |
| MR Input Logic | Active-low with 50kΩ internal pullup to VCC1 - eliminates external components for manual reset button interface |
| RST Output Type | Push-pull, active-low, referenced to VCC1 - drives directly into µP reset pin without external pullup resistor |
Pinout & Package
MAX6725AKAVDD3+T is housed in an 8-pin SOT23 package (package code K8SN+1, outline 21-0078), with 0.65mm pitch, 2.9mm × 1.6mm footprint, and thermal resistance θJA = 180°C/W on multilayer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST/RST1 | Active-low push-pull reset output referenced to VCC1 - asserts low on VCC1/VCC2 undervoltage, MR low, or timeout expiration |
| 2 | GND | Ground reference for all internal comparators, timers, and output drivers |
| 3 | MR | Active-low manual-reset input with internal 50kΩ pullup to VCC1 - initiates reset when pulled ≤0.3×VCC1 |
| 4 | VCC2 | Secondary supply input (0.8V–5.5V) - powers internal circuitry when > VCC1 and sets VTH2 comparator reference |
| 5 | VCC1 | Primary supply input (0.8V–5.5V) - powers device core, sets VTH1 comparator reference, and references RST output |
| 6 | RST2 | Active-low push-pull reset output referenced to VCC2 - provides independent reset signal tied to secondary rail stability |
| 7 | PFO | Active-low power-fail output (open-drain or push-pull) - asserts when PFI < 626.5mV; not implemented in MAX6725A variant |
| 8 | RSTIN/PFI | Adjustable reset or power-fail input (626.5mV internal reference); unused in MAX6725A - connect to VCC1 or GND per design |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneous VCC1 (4.625V) and VCC2 (3.075V) supervision with separate comparators and hysteresis - enables precise rail sequencing in FPGA or SoC power domains |
| Guaranteed reset validity down to 0.8V | Ensures correct RST logic state even during deep brownout conditions - critical for fail-safe shutdown in industrial PLCs |
| 140ms fixed reset timeout | Meets JEDEC JESD8-12B requirements for microprocessor reset hold time - avoids premature release before firmware initialization completes |
| Low 15µA supply current | Reduces standby power in always-on subsystems (e.g., CAN wake-up circuits) without compromising reset reliability |
| MR input with integrated 50kΩ pullup | Eliminates external BOM components for pushbutton reset interface - simplifies layout and improves long-term reliability |
| Push-pull RST and RST2 outputs | Drives µP reset pins directly without pullup resistors - reduces component count and avoids I²R drop issues in high-noise environments |
Applications
| Telecom Line Card Power Monitoring | Industrial PLC Dual-Rail Supervision |
|---|---|
Use Scenario: Monitoring +5V and +3.3V rails on a carrier-grade line card where simultaneous undervoltage on either rail must trigger immediate processor reset. IC Role / Device Role / Timing Role: Dual-threshold supervisor asserting RST and RST2 independently to enforce strict power sequencing compliance per GR-63-CORE. Use Value: Prevents corrupted register states during partial rail collapse by guaranteeing reset assertion within 20µs of threshold breach and holding for 140ms. |
Use Scenario: Ensuring safe startup and fault response in programmable logic controllers with isolated 24V DC input and internal 5V/3.3V regulation. IC Role / Device Role / Timing Role: Primary reset generator coordinating µP boot with auxiliary I/O power domain readiness via RST2 tied to 3.3V LDO status. Use Value: Enables deterministic recovery after brownout events without software intervention - critical for SIL-2 safety-critical loops. |
| Server Management Controller (BMC) Reset | Automotive Infotainment Power Sequencing |
Use Scenario: Providing robust reset signaling to a BMC during AC/DC converter startup and hot-swap events in 1U rack servers. IC Role / Device Role / Timing Role: Supervisory circuit generating synchronized reset pulses to ARM-based BMC and companion PMIC using RST (VCC1-referenced) and RST2 (VCC2-referenced). Use Value: Eliminates race conditions between power rail stabilization and firmware execution - reduces field failure rate by >90% vs. discrete RC reset. |
Use Scenario: Managing power integrity for infotainment head units with separate 5V USB, 3.3V MCU, and 1.2V DDR rails in vehicles operating from 6V–16V battery. IC Role / Device Role / Timing Role: Dual-supply monitor enforcing reset hold until both 5V and 3.3V rails settle within ±3% tolerance post-ignition. Use Value: Complies with ISO 7637-2 pulse 4 immunity requirements by maintaining reset during load-dump transients down to 0.8V VCC1. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supply supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6726AKAVDD3+T | Identical pinout and thresholds, but features active-high RST output instead of active-low | Required when host µP accepts only active-high reset assertion (e.g., certain NXP i.MX RT series) | Select MAX6726AKAVDD3+T only if system-level reset polarity mandates high-true logic; otherwise MAX6725AKAVDD3+T is preferred for standard active-low µP interfaces |
| TPS3808G33DBVR | Single-supply (3.3V only), 200ms timeout, 2.5µA quiescent current - lacks VCC2 monitoring and RST2 output | Suitable only for single-rail 3.3V systems; cannot replace dual-monitoring function without redesign | Use TPS3808G33DBVR only in cost-sensitive, single-rail applications where VCC2 supervision is unnecessary and PCB space is constrained |
Compared with MAX6726AKAVDD3+T, MAX6725AKAVDD3+T provides native compatibility with industry-standard active-low µP reset inputs, while TPS3808G33DBVR offers lower power but sacrifices dual-rail coordination - making MAX6725AKAVDD3+T the optimal choice for multivoltage systems requiring synchronized reset timing across primary and secondary rails.
Availability
MAX6725AKAVDD3+T is available at Aetrix Electronics and suitable for telecom line cards, industrial PLCs, server BMCs, and automotive infotainment systems requiring stable component supply, long-lifecycle support, and AEC-Q100-aligned reliability.
Supply support for MAX6725AKAVDD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for demanding industrial, automotive, and communications applications, with emphasis on power management, sensing, and reliability.
The MAX6715A–MAX6729A family was engineered specifically for multivoltage microprocessor systems needing guaranteed reset behavior across wide temperature and supply ranges - targeting telecom infrastructure, factory automation, and transportation electronics.
FAQ
What is the reset timeout period for MAX6725AKAVDD3+T?
The MAX6725AKAVDD3+T has a fixed minimum reset timeout period of 140ms (D3 suffix), guaranteed over –40°C to +125°C. This duration ensures sufficient hold time for microprocessor initialization, PLL locking, and memory calibration before releasing the RST signal. The actual timeout may vary slightly with temperature and supply voltage but remains ≥140ms under all specified conditions. MAX6725AKAVDD3+T does not include watchdog or adjustable timeout features.
Does MAX6725AKAVDD3+T support monitoring a third voltage rail?
No, MAX6725AKAVDD3+T does not support third-rail monitoring. It is a dual-supply supervisor with dedicated VCC1 and VCC2 inputs and corresponding reset comparators. Unlike variants such as MAX6723A or MAX6727A, MAX6725AKAVDD3+T omits the RSTIN input pin functionality - the pin labeled RSTIN/PFI (Pin 8) is reserved but not internally connected for adjustable threshold monitoring in this specific variant.
What is the function of Pin 6 (RST2) on MAX6725AKAVDD3+T?
Pin 6 (RST2) on MAX6725AKAVDD3+T is an active-low push-pull reset output referenced to VCC2. It asserts low when VCC2 falls below its 3.075V threshold or when MR is pulled low, and remains low for the full 140ms timeout after VCC2 recovers. This allows independent reset signaling tied to secondary rail health - useful for coordinating resets across multiple voltage domains in FPGAs or multi-core processors.
Can MAX6725AKAVDD3+T operate with VCC1 = 3.3V and VCC2 = 1.8V?
Yes, MAX6725AKAVDD3+T supports VCC1 and VCC2 supply ranges from 0.8V to 5.5V, including 3.3V/1.8V configurations. However, its factory-trimmed thresholds are fixed at 4.625V (VTH1) and 3.075V (VTH2), so using it with 3.3V/1.8V rails will cause immediate reset assertion on power-up. For sub-4.5V primary rails, select a different variant (e.g., MAX6725ATKAVDD3+T with 3.075V VTH1) - MAX6725AKAVDD3+T is intended for 5V/3.3V systems.
Is MAX6725AKAVDD3+T AEC-Q100 qualified?
No, MAX6725AKAVDD3+T is not AEC-Q100 qualified. While it operates across –40°C to +125°C and meets industrial reliability standards, AEC-Q100 qualification applies only to specific variants explicitly marked in the ordering guide (e.g., MAX6719AUTTWD1/V+T). For automotive applications requiring AEC-Q100 certification, engineers must select a qualified part number - MAX6725AKAVDD3+T is rated for industrial and telecom use only.
MAX6725AKAVDD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 0.788V, 1.575V, Adj
- Output:
- Open Drain, Open Drain
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6725AKAVDD3+T FAQ
1.How can I place an order for MAX6725AKAVDD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6725AKAVDD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6725AKAVDD3+T reliable?
The price and inventory of MAX6725AKAVDD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6725AKAVDD3+T is usually 5 days.
3.What payment methods are accepted for MAX6725AKAVDD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6725AKAVDD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6725AKAVDD3+T?
MAX6725AKAVDD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6725AKAVDD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6725AKAVDD3+T?
For technical support, including MAX6725AKAVDD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6725AKAVDD3+T requirements.
6.How does Aetrix verify that MAX6725AKAVDD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6725AKAVDD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6725AKAVDD3+T meets industry standards.
7.What is the process for return or replacement of MAX6725AKAVDD3+T?
All MAX6725AKAVDD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6725AKAVDD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6725AKAVDD3+T part is unused and in its original packaging.
Return procedure for MAX6725AKAVDD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6725AKAVDD3+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
