Analog Devices Inc./Maxim Integrated MAX6725KAWGD3+T
- Part No.:
- MAX6725KAWGD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6725KAWGD3+T.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:2,180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6725KAWGD3+T from Maxim Integrated is a triple-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (primary), VCC2 (secondary), and RSTIN (auxiliary) supply rails with factory-trimmed thresholds of 2.925V (VTH1), 2.188V (VTH2), and 626.5mV reference for RSTIN. It provides active-low open-drain RST and RST2 outputs, manual reset input (MR), watchdog timer (35s startup / 1.12s normal timeout), and operates from -40°C to +85°C. Used in multivoltage telecom and industrial systems requiring reliable power-up sequencing and brownout detection.
For engineers reviewing the MAX6725KAWGD3+T datasheet, MAX6725KAWGD3+T pinout, MAX6725KAWGD3+T application, or MAX6725KAWGD3+T equivalent, key selection criteria include dual independent reset outputs, guaranteed reset validity down to VCC1/VCC2 = 0.8V, adjustable third-voltage monitoring via RSTIN, watchdog startup timing behavior, and SOT23-8 footprint compatibility with space-constrained embedded designs.
Technical Context
The MAX6725KAWGD3+T integrates three independent voltage comparators - one for VCC1 (2.925V threshold), one for VCC2 (2.188V threshold), and one for RSTIN referenced to a 626.5mV internal bandgap - each feeding a shared reset timeout timer (210ms min). Its dual open-drain reset outputs (RST and RST2) are independently driven but share assertion logic, with RST referenced to VCC1 and RST2 to VCC2.
This device implements a dual-mode watchdog: a 35s minimum initial timeout after any reset event (power-up, MR, or watchdog timeout), followed by a 1.12s minimum normal-mode timeout triggered by the first WDI edge. MR features a 50kΩ internal pullup to VCC1 and 200ns propagation delay to reset assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Reset Threshold | 2.925V (typ), ±1.5% over temp - sets primary supply brownout detection point for 3.3V I/O rail monitoring |
| VCC2 Reset Threshold | 2.188V (typ), ±1.5% over temp - enables secondary supply supervision for 2.5V or core logic rail |
| RSTIN Reference Voltage | 626.5mV (typ), 3mV hysteresis - allows external resistor divider to monitor third supply as low as 0.62V |
| Reset Timeout Period | 210ms (min), D3 suffix - ensures µP reset hold time meets boot ROM initialization requirements |
| Supply Current | 14µA (typ) at 3.6V - supports battery-backed or ultra-low-power always-on monitoring |
| Operating Temperature | -40°C to +85°C - qualified for industrial-grade embedded equipment deployment |
| Watchdog Timeout | 35s (min) startup, 1.12s (min) normal - accommodates complex firmware boot before enforcing runtime health checks |
Pinout & Package
MAX6725KAWGD3+T is housed in an 8-pin SOT23-8 package (2.0mm × 2.1mm × 1.1mm height), compatible with standard reflow profiles and high-density PCB layouts.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low open-drain reset output referenced to VCC1; requires external pullup for logic-high state |
| 2 | GND | Analog/digital ground reference for all comparators and internal logic |
| 3 | MR | Active-low manual reset input with 50kΩ internal pullup to VCC1; 1µs minimum pulse width |
| 4 | RST2 | Active-low open-drain reset output referenced to VCC2; independent drive but synchronized assertion |
| 5 | VCC2 | Secondary supply input (0.9V–3.3V); powers internal VCC2 comparator and RST2 driver |
| 6 | VCC1 | Primary supply input (1.8V–5.0V); powers main logic, VCC1 comparator, RST driver, and internal reference |
| 7 | RSTIN/PFI | High-impedance auxiliary input; functions as RSTIN (adjustable third-voltage monitor) when PFI not used |
| 8 | WDI | Watchdog input; rising/falling edge clears timer; long idle (>35s) triggers reset after power-up or MR event |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent open-drain reset outputs | RST (VCC1-referenced) and RST2 (VCC2-referenced) enable simultaneous reset control of I/O and core domains without level-shifting |
| Adjustable third-voltage monitoring | RSTIN input with 626.5mV internal reference supports monitoring of supplies as low as 0.62V using external resistor divider |
| Dual-mode watchdog timer | 35s startup timeout prevents false resets during boot; 1.12s normal timeout enforces runtime software liveliness |
| Guaranteed reset validity down to 0.8V | Ensures clean reset assertion even during deep brownout conditions on either VCC1 or VCC2 |
| Immunity to short VCC transients | Withstands ≤20µs negative-going glitches below threshold without spurious reset generation |
Applications
| Telecom Line Card Power Monitoring | Industrial PLC CPU Module |
|---|---|
|
Use Scenario: Monitors +3.3V backplane I/O rail, +2.5V FPGA core rail, and +1.2V DDR termination rail on a carrier-grade line card. IC Role / Device Role / Timing Role: Triple-supply supervisor asserting coordinated reset to MPU, FPGA, and memory controller during undervoltage events. Use Value: Prevents partial configuration or metastability by holding all domains in reset until all three rails stabilize above their respective thresholds. |
Use Scenario: Supervises 24V-to-5V DC/DC output, isolated 3.3V logic rail, and 1.8V microcontroller core supply in a DIN-rail mounted PLC. IC Role / Device Role / Timing Role: Provides fault-tolerant reset coordination across safety-critical control logic and communication interfaces. Use Value: Dual RST/RST2 outputs allow independent reset timing for real-time control loop processor and Ethernet PHY, improving system-level fault containment. |
| Battery-Powered Medical Sensor Hub | Set-Top Box Mainboard |
|
Use Scenario: Manages Li-ion battery (3.0–4.2V), buck-converted 3.3V system rail, and LDO-regulated 1.2V sensor interface rail in portable diagnostic equipment. IC Role / Device Role / Timing Role: Enables graceful shutdown via RSTIN-triggered reset when battery voltage drops below safe operating level. Use Value: RSTIN's 626.5mV reference allows precise battery voltage monitoring with minimal quiescent current (14µA), extending operational runtime. |
Use Scenario: Controls power sequencing for SoC (1.1V core), DDR3 memory (1.5V), and HDMI PHY (3.3V) in consumer STB design. IC Role / Device Role / Timing Role: Delivers 210ms reset hold time aligned with SoC boot ROM requirements while supporting watchdog supervision of firmware execution. Use Value: Watchdog's 35s startup mode accommodates bootloader execution before enforcing 1.12s runtime health checks, reducing false positives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6726KAUD3+T | Push-pull RST and RST2 outputs instead of open-drain; same thresholds, timeout, and pinout | Eliminates need for external pullup resistors; better suited for driving CMOS inputs directly | Select when board layout lacks space for pullups or when driving high-capacitance loads requiring stronger drive strength |
| TPS3808G33DBVR | Dual-supply monitor only (no RSTIN); fixed 3.3V VDD threshold, 200ms timeout, SOT23-6 package | Lacks third-voltage monitoring and dual reset outputs; lower integration for simpler systems | Choose for cost-sensitive dual-rail applications where RSTIN and RST2 are unnecessary and SOT23-6 footprint is preferred |
Compared with MAX6725KAWGD3+T, MAX6726KAUD3+T offers push-pull drive for reduced BOM count, while TPS3808G33DBVR reduces functionality and package size for less complex power-monitoring needs - neither is pin-compatible, but both serve overlapping supervisory roles in different system complexity tiers.
Availability
MAX6725KAWGD3+T is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, battery-powered medical devices, and consumer set-top boxes requiring stable component supply, long-term lifecycle support, and guaranteed performance across extended temperature ranges.
Supply support for MAX6725KAWGD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX6715–MAX6729 family was designed to replace discrete reset circuits in multivoltage embedded systems, delivering compact, factory-trimmed supervision with configurable timing and triple-rail monitoring capability.
FAQ
What is the function of the RSTIN pin on the MAX6725KAWGD3+T?
The RSTIN pin on the MAX6725KAWGD3+T serves as a high-impedance auxiliary voltage monitor input with a 626.5mV internal reference. When used with an external resistor divider, it enables supervision of a third supply rail down to 0.62V. The MAX6725KAWGD3+T asserts reset if RSTIN falls below this threshold, and its 3mV hysteresis improves noise immunity. RSTIN must be tied to VCC1 or VCC2 if unused.
Does the MAX6725KAWGD3+T provide both active-high and active-low reset outputs?
No, the MAX6725KAWGD3+T provides two active-low open-drain reset outputs: RST (referenced to VCC1) and RST2 (referenced to VCC2). It does not include an active-high reset output. Both outputs assert low simultaneously when any monitored supply (VCC1, VCC2, or RSTIN) falls below its threshold, MR is pulled low, or the watchdog times out. External pullup resistors are required for proper logic-level translation.
How does the watchdog timer operate in the MAX6725KAWGD3+T?
The MAX6725KAWGD3+T implements a dual-mode watchdog: after any reset event (power-up, MR, or prior watchdog timeout), it enters a 35s minimum startup mode to accommodate firmware boot. Once the first valid WDI edge occurs, it switches to a 1.12s minimum normal timeout mode. The MAX6725KAWGD3+T resets if WDI remains static beyond the active timeout period, ensuring robust software execution monitoring.
What is the guaranteed operating voltage range for valid reset assertion on the MAX6725KAWGD3+T?
The MAX6725KAWGD3+T guarantees correct reset output logic state as long as either VCC1 or VCC2 remains above 0.8V. Below this level, reset behavior is not specified. This feature ensures reliable operation during deep brownout conditions common in battery-powered or unregulated supply environments, distinguishing it from supervisors requiring higher minimum supply voltages for reset integrity.
Can the MAX6725KAWGD3+T monitor negative supply voltages?
Yes, the MAX6725KAWGD3+T can monitor negative supplies using the RSTIN or PFI pins with appropriate external resistor networks. For example, connecting a negative rail through a voltage divider to RSTIN allows detection when the divided voltage crosses the 626.5mV internal reference. The MAX6725KAWGD3+T's input structure supports such configurations, though accuracy depends on resistor tolerance and temperature drift of the external network.
MAX6725KAWGD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 1.11V, 1.665V, Adj
- Output:
- Open Drain, Open Drain
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6725KAWGD3+T FAQ
1.How can I place an order for MAX6725KAWGD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6725KAWGD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6725KAWGD3+T reliable?
The price and inventory of MAX6725KAWGD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6725KAWGD3+T is usually 5 days.
3.What payment methods are accepted for MAX6725KAWGD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6725KAWGD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6725KAWGD3+T?
MAX6725KAWGD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6725KAWGD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6725KAWGD3+T?
For technical support, including MAX6725KAWGD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6725KAWGD3+T requirements.
6.How does Aetrix verify that MAX6725KAWGD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6725KAWGD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6725KAWGD3+T meets industry standards.
7.What is the process for return or replacement of MAX6725KAWGD3+T?
All MAX6725KAWGD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6725KAWGD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6725KAWGD3+T part is unused and in its original packaging.
Return procedure for MAX6725KAWGD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6725KAWGD3+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

