My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6725KAYDD3+
- Part No.:
- MAX6725KAYDD3+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6725KAYDD3+.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL SOT23-8
- Quantity:
- Payment:
- Shipping:
Inventory:1,376
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6725KAYDD3+ from Maxim Integrated is a triple-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (primary), VCC2 (secondary), and RSTIN (auxiliary) supply rails with factory-trimmed thresholds of 4.625V (VTH1), 3.075V (VTH2), and 626.5mV reference for RSTIN. It provides active-low open-drain RST and RST2 outputs, manual reset input (MR), watchdog timer (WDI), and power-fail input/output (PFI/PFO), ensuring reliable system reset during brownout, startup, or software hang in embedded telecom and industrial controllers.
For engineers reviewing the MAX6725KAYDD3+ datasheet, MAX6725KAYDD3+ pinout, MAX6725KAYDD3+ application, or MAX6725KAYDD3+ equivalent, key selection criteria include its triple-supply monitoring capability, 210ms (min) reset timeout, guaranteed reset validity down to VCC1/VCC2 = 0.8V, low 14µA typical supply current at 3.6V, and support for push-pull or open-drain output configurations across 8-pin SOT23 footprint.
Technical Context
The MAX6725KAYDD3+ integrates dual independent voltage comparators for VCC1 and VCC2 plus a high-impedance RSTIN comparator referenced to a 626.5mV internal bandgap, enabling precise third-rail monitoring via external resistor divider. Its reset logic asserts RST/RST2 low when any monitored rail falls below threshold and holds for a minimum 210ms timeout after all rails recover.
It features a dual-mode watchdog timer: 35s (min) startup period after reset to accommodate boot sequences, followed by 1.12s (min) normal timeout on WDI transitions; MR input includes 50kΩ internal pullup and 200ns propagation delay; PFI/PFO supports power-fail detection with 2µs propagation and 3mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Reset Threshold | 4.625V (typ), factory-trimmed - ensures reliable reset assertion for 5V/4.8V primary rails before critical undervoltage |
| VCC2 Reset Threshold | 3.075V (typ), factory-trimmed - matches common 3.3V secondary supply with 2.25% margin below nominal |
| RSTIN Reference Voltage | 626.5mV (typ) - enables accurate monitoring of auxiliary rails ≥0.62V using external resistor divider |
| Reset Timeout Period | 210ms (min) - guarantees sufficient hold time for CPU initialization and peripheral stabilization |
| Supply Current | 14µA (typ) at 3.6V - minimizes quiescent load in battery-backed or energy-sensitive systems |
| Operating Temperature | -40°C to +85°C - qualified for industrial and telecom equipment operating in uncontrolled environments |
| Reset Output Type | Open-drain RST and RST2 - allows flexible level-shifting and wired-OR reset bus implementation |
Pinout & Package
MAX6725KAYDD3+ uses an 8-pin SOT23-8 package (3.0mm × 1.6mm × 1.1mm body height), optimized for space-constrained PCB layouts while supporting triple-supply supervision and multiple I/O functions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low open-drain reset output - asserted when VCC1, VCC2, or RSTIN drops below threshold; requires external pullup |
| 2 | GND | Analog/digital ground reference - shared return path for all internal comparators and logic |
| 3 | MR | Active-low manual reset input - internally pulled up to VCC1 (50kΩ); initiates reset on falling edge |
| 4 | PFO | Active-low open-drain power-fail output - asserted when PFI < 626.5mV; deasserts immediately without timeout |
| 5 | VCC2 | Secondary supply input - powers internal circuitry when > VCC1 and sets VTH2 reference point |
| 6 | VCC1 | Primary supply input - powers device when > VCC2 and sets VTH1 reference point |
| 7 | PFI | Power-fail monitor input - high-impedance node for resistor-divider-based undervoltage detection |
| 8 | RST2 | Second active-low open-drain reset output - identical timing/function to RST but referenced to VCC2 |
Key Features
| Feature | Design Value |
|---|---|
| Triple-supply monitoring | Simultaneous supervision of VCC1 (1.8–5.0V), VCC2 (0.9–3.3V), and RSTIN (down to 0.62V) with independent thresholds |
| Dual-mode watchdog timer | 35s (min) startup window + 1.12s (min) normal timeout - prevents false resets during boot while ensuring rapid fault response in runtime |
| Guaranteed reset validity | Functional reset assertion and output state integrity maintained even when VCC1 or VCC2 drops to 0.8V |
| Low-power operation | 14µA typical ICC at 3.6V - extends battery life in portable equipment and reduces thermal load in dense designs |
| Noise-immune reset logic | Immunity to short VCC transients (<20µs at 100mV overdrive) - avoids spurious resets from switching noise or ESD |
Applications
| Telecom Line Cards | Industrial PLC Controllers |
|---|---|
Use Scenario: Monitoring 48V DC-DC derived 5V, 3.3V, and 1.8V rails in carrier-grade line cards subject to voltage sags during hot-swap events. IC Role / Device Role / Timing Role: Triple-rail supervisor asserting coordinated reset to FPGA, DSP, and PHY ICs within 210ms timeout window. Use Value: Prevents partial configuration and metastability by holding all logic in reset until all supplies stabilize post-sag. |
Use Scenario: Supervising main 24V, isolated 5V logic, and 3.3V MCU core supplies in programmable logic controllers exposed to factory EMI and load transients. IC Role / Device Role / Timing Role: Dual-reset output (RST + RST2) drives separate reset domains for safety-critical I/O and non-critical comms subsystems. Use Value: Enables independent recovery sequencing - I/O modules reset first, then communication stack reinitializes after stable 3.3V. |
| Network Attached Storage (NAS) | Medical Diagnostic Equipment |
Use Scenario: Ensuring clean boot of ARM-based SoC, DDR memory, and SATA controller in NAS enclosures with multi-rail SMPS. IC Role / Device Role / Timing Role: RSTIN monitors auxiliary 1.2V DDR termination supply; MR supports front-panel reset button; WDI tracks SoC activity. Use Value: Detects DDR rail collapse before data corruption occurs and triggers watchdog reset if firmware hangs during disk enumeration. |
Use Scenario: Supervising isolated 5V analog front-end, 3.3V digital control, and 1.8V ADC reference supplies in portable ultrasound units. IC Role / Device Role / Timing Role: PFI monitors battery voltage decay; PFO triggers early shutdown warning; RST2 resets analog subsystem independently. Use Value: Provides deterministic power-fail response with <2µs latency, allowing safe ADC data flush and EEPROM save before brownout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6726KA+T | Same 8-pin SOT23 package and triple-monitor architecture, but features push-pull RST and RST2 outputs instead of open-drain | Requires no external pullups; better suited for direct drive of CMOS inputs but lacks wired-OR capability | Select MAX6726KA+T when interfacing to single-load CMOS reset pins without bus sharing |
| TPS3808G33DBVR | Dual-supply monitor only (VDD1/VDD2), no RSTIN or PFI; fixed 3.3V/1.8V thresholds; 200ms timeout; SOT23-6 package | Lacks auxiliary rail monitoring and power-fail functionality; smaller footprint but reduced feature set | Select TPS3808G33DBVR for cost-sensitive dual-rail applications where RSTIN/PFI are unused |
Compared with MAX6725KAYDD3+, MAX6726KA+T offers push-pull outputs for simpler interface but sacrifices open-drain flexibility, while TPS3808G33DBVR reduces size and cost at the expense of triple-supply capability and power-fail monitoring - making MAX6725KAYDD3+ optimal for complex, reliability-critical multi-rail systems.
Availability
MAX6725KAYDD3+ is available at Aetrix Electronics and suitable for telecom line cards, industrial PLC controllers, network attached storage, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for MAX6725KAYDD3+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX6715–MAX6729 family was designed to replace discrete reset circuits in multivoltage embedded systems, delivering compact, factory-trimmed supervision with configurable timeout, watchdog, and power-fail features in ultra-small SOT23 packages.
FAQ
What are the factory-trimmed reset thresholds for MAX6725KAYDD3+?
The MAX6725KAYDD3+ has factory-trimmed VCC1 reset threshold of 4.625V (typ) and VCC2 threshold of 3.075V (typ), per the 'YD' suffix in its part number. Its RSTIN input references a 626.5mV internal bandgap, enabling precise monitoring of auxiliary supplies via external resistor divider. These values are production-tested and guaranteed across -40°C to +85°C.
Does MAX6725KAYDD3+ support both open-drain and push-pull reset outputs?
MAX6725KAYDD3+ provides two active-low open-drain reset outputs: RST (pin 1) and RST2 (pin 8). Neither output is push-pull - both require external pullup resistors. This configuration enables wired-OR reset buses and level translation across different voltage domains, unlike push-pull variants such as MAX6726KA+T.
How does the watchdog timer operate in MAX6725KAYDD3+?
The MAX6725KAYDD3+ watchdog timer operates in dual mode: a 35s (min) startup period after any reset event, followed by a 1.12s (min) normal timeout. The timer clears on any WDI edge transition. This architecture accommodates lengthy processor boot sequences while ensuring rapid detection of software hangs during steady-state operation - a key reliability feature of the MAX6725KAYDD3+.
Can MAX6725KAYDD3+ monitor negative supply voltages?
Yes, MAX6725KAYDD3+ can monitor negative supplies using its PFI input with an appropriate resistor divider, as shown in Figure 3b of the datasheet. When the negative rail drops, PFO goes high - providing an interrupt or reset trigger. Accuracy depends on PFI threshold tolerance (±15mV), resistor matching, and VCC stability, but the MAX6725KAYDD3+'s 626.5mV reference enables robust implementation.
What is the minimum valid supply voltage for guaranteed reset operation of MAX6725KAYDD3+?
MAX6725KAYDD3+ guarantees correct reset output logic state as long as either VCC1 or VCC2 remains above 0.8V. Below this, reset behavior is not specified. This 0.8V guarantee enables reliable brownout detection in systems where one rail collapses before others - a critical design advantage confirmed in the Absolute Maximum Ratings and Electrical Characteristics tables for MAX6725KAYDD3+.
MAX6725KAYDD3+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 0.788V, 2.188V, Adj
- Output:
- Open Drain, Open Drain
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6725KAYDD3+ FAQ
1.How can I place an order for MAX6725KAYDD3+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6725KAYDD3+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6725KAYDD3+ reliable?
The price and inventory of MAX6725KAYDD3+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6725KAYDD3+ is usually 5 days.
3.What payment methods are accepted for MAX6725KAYDD3+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6725KAYDD3+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6725KAYDD3+?
MAX6725KAYDD3+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6725KAYDD3+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6725KAYDD3+?
For technical support, including MAX6725KAYDD3+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6725KAYDD3+ requirements.
6.How does Aetrix verify that MAX6725KAYDD3+ is sourced from the original manufacturer or authorized distributors?
All MAX6725KAYDD3+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6725KAYDD3+ meets industry standards.
7.What is the process for return or replacement of MAX6725KAYDD3+?
All MAX6725KAYDD3+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6725KAYDD3+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6725KAYDD3+ part is unused and in its original packaging.
Return procedure for MAX6725KAYDD3+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6725KAYDD3+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
