My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6726KASYD3+T
- Part No.:
- MAX6726KASYD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6726KASYD3+T.pdf
- Description:
- IC SUPERVISOR MPU SOT23-8
- Quantity:
- Payment:
- Shipping:
Inventory:12,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6726KASYD3+T from Maxim Integrated is a triple-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (4.625V threshold), VCC2 (3.075V threshold), and an externally adjustable RSTIN input (626.5mV reference). It provides push-pull active-low RST and RST2 outputs, manual reset input (MR), watchdog timer (1.12s normal / 35s startup timeout), and operates from -40°C to +85°C. Used in multivoltage telecom and industrial systems requiring reliable power-up sequencing and brownout protection.
For engineers reviewing the MAX6726KASYD3+T datasheet, MAX6726KASYD3+T pinout, MAX6726KASYD3+T application, or MAX6726KASYD3+T equivalent, key selection factors include its dual-supply monitoring with factory-trimmed thresholds, guaranteed reset validity down to VCC1/VCC2 = 0.8V, 14µA typical supply current at 3.6V, and integrated watchdog with long startup period for complex boot sequences.
Technical Context
The MAX6726KASYD3+T implements a dual-threshold voltage monitor (VCC1 = 4.625V, VCC2 = 3.075V) plus an auxiliary RSTIN comparator referenced to a 626.5mV internal bandgap, enabling precise third-supply monitoring via external resistor divider. Its reset logic asserts both RST and RST2 low upon any monitored voltage drop, MR activation, or watchdog timeout.
It features a dual-mode watchdog timer: 35s minimum initial timeout after reset events (power-up, MR, or watchdog-triggered reset), followed by 1.12s minimum normal timeout after first WDI edge detection. Reset output remains asserted for 210ms (min) after all conditions clear, with push-pull drive referenced to VCC1 (RST) and VCC2 (RST2).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Threshold | 4.625V (factory-trimmed falling threshold; ensures reset assertion before 5V rail collapse) |
| VCC2 Threshold | 3.075V (factory-trimmed falling threshold; matches common 3.3V I/O supply tolerance) |
| RSTIN Reference | 626.5mV (internal precision reference; enables monitoring of supplies as low as 0.62V via resistor divider) |
| Reset Timeout | 210ms (minimum duration; guarantees µP reset hold time across temperature and voltage variation) |
| Watchdog Timeout | 1.12s (normal mode); 35s (startup mode); prevents premature reset during boot while catching runtime hangs |
| Supply Current | 14µA (typ at 3.6V); enables use in battery-backed or ultra-low-power systems without significant drain |
| Operating Temp | -40°C to +85°C; qualified for industrial and telecom equipment environments |
Pinout & Package
MAX6726KASYD3+T is housed in an 8-pin SOT23-8 package (2.0mm × 2.1mm × 1.25mm), with exposed pad for thermal performance. Pinout conforms to MAX6725–MAX6729 family layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low push-pull reset output referenced to VCC1; asserts when VCC1/VCC2/RSTIN drop or MR/WDI trigger |
| 2 | GND | Ground reference for all internal comparators, timers, and output drivers |
| 3 | MR | Active-low manual reset input with 50kΩ internal pullup to VCC1; debounced by design |
| 4 | PFO | Active-low power-fail output (push-pull, VCC1-referenced); asserts when PFI < 626.5mV |
| 5 | VCC2 | Secondary supply input (powers internal circuitry when > VCC1; sets RST2 reference) |
| 6 | VCC1 | Primary supply input (powers device when > VCC2; sets RST reference and core logic) |
| 7 | RSTIN/PFI | Shared pin: selectable as adjustable reset monitor (RSTIN) or power-fail input (PFI); high-impedance, 25nA max leakage |
| 8 | RST2 | Active-low push-pull reset output referenced to VCC2; independent assertion timing from RST |
Key Features
| Feature | Design Value |
|---|---|
| Dual factory-trimmed voltage monitors | VCC1 = 4.625V ±1.5%, VCC2 = 3.075V ±1.5%; eliminates external resistor networks and calibration |
| Externally adjustable third-voltage monitor | RSTIN input with 626.5mV ±2.5% internal reference; supports monitoring of 0.62V–5.5V rails via resistor divider |
| Dual-mode watchdog timer | 35s startup timeout (for full system initialization) + 1.12s normal timeout (for rapid hang detection); no firmware changes needed |
| Guaranteed reset validity down to 0.8V | Ensures correct RST/RST2 logic state even during deep brownout; critical for fail-safe shutdown sequencing |
| Low 14µA supply current | Reduces standby power in always-on systems; enables use with coin-cell backup without measurable drain |
Applications
| Telecom Power Sequencing | Industrial PLC I/O Modules |
|---|---|
Use Scenario: Monitoring primary 4.8V DC-DC output and secondary 3.3V FPGA I/O rail in a remote radio unit, with RSTIN tracking a 1.2V core supply. IC Role / Device Role / Timing Role: Triple-supply supervisor asserting coordinated reset to ARM processor and FPGA upon any rail failure, with 210ms hold time ensuring clean state capture. Use Value: Prevents partial configuration and metastability by guaranteeing simultaneous reset across heterogeneous logic domains during brownout. | Use Scenario: Supervising 24V field bus supply (via RSTIN divider), 5V controller rail (VCC1), and 3.3V sensor interface rail (VCC2) in a DIN-rail mounted PLC module. IC Role / Device Role / Timing Role: Dual-threshold monitor with MR input for emergency stop reset; RST2 drives isolated gate driver enable while RST controls MCU reset. Use Value: Enables deterministic safe-shutdown sequence: PFO triggers early warning interrupt, then RST/RST2 assert within 210ms to disable actuators and save volatile state. |
| Server Baseboard Management | Battery-Powered Edge Gateway |
Use Scenario: Validating 12V backplane, 5V management controller, and 1.8V BMC SoC core in a server baseboard, using MR for IPMI-initiated reset. IC Role / Device Role / Timing Role: Triple-voltage supervisor with watchdog feeding BMC I/O; RSTIN monitors SoC core voltage, WDI tracks firmware health. Use Value: Detects silent firmware lockups via 1.12s watchdog timeout while maintaining 210ms reset pulse for full BMC reinitialization-no host CPU involvement required. | Use Scenario: Monitoring Li-ion battery (via RSTIN divider), 3.3V LDO output (VCC1), and 1.8V RF transceiver rail (VCC2) in a LoRaWAN gateway with 10-year battery life target. IC Role / Device Role / Timing Role: Ultra-low-current (14µA typ) supervisor providing brownout reset and manual reset via button (MR), with PFO signaling low-battery interrupt to MCU. Use Value: Extends battery life by eliminating external bias networks; 0.8V reset validity ensures reset occurs before battery sag disables critical shutdown routines. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6726KASD3+T | No PFO output; RSTIN-only configuration (no PFI function on pin 7) | Lacks power-fail interrupt capability; suitable only where third-supply monitoring is required but early warning not needed | Select when cost sensitivity outweighs need for PFO-driven shutdown sequencing |
| TPS3808G33DBVR | Single-supply monitor (3.3V only); no RSTIN/PFI, no dual reset outputs, no watchdog | Cannot replace triple-monitoring function; limited to basic 3.3V rail supervision | Use only as fallback if MAX6726KASYD3+T is unavailable and system requires only primary rail monitoring |
Compared with MAX6726KASYD3+T, MAX6726KASD3+T omits PFO functionality-reducing BOM count but eliminating power-fail interrupt capability-while TPS3808G33DBVR lacks triple monitoring, watchdog, and dual reset outputs entirely, making it unsuitable for direct functional replacement in multivoltage systems.
Availability
MAX6726KASYD3+T is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, server baseboards, and battery-powered edge gateways requiring stable component supply, long-term lifecycle support, and guaranteed reset behavior under brownout conditions.
Supply support for MAX6726KASYD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, automotive, and communications applications.
The MAX6715–MAX6729 family delivers compact, ultra-low-power supervisory solutions optimized for multivoltage systems where space, reliability, and accurate voltage thresholding are critical-especially in telecom, servers, and portable equipment.
FAQ
What is the exact reset timeout period for MAX6726KASYD3+T?
The MAX6726KASYD3+T has a minimum reset timeout period of 210ms, as indicated by the "D3" suffix in its part number. This value is factory-trimmed and guaranteed over the full -40°C to +85°C operating temperature range. The actual timeout may vary slightly due to process and temperature, but remains ≥210ms under all specified conditions. This ensures sufficient hold time for microprocessors and FPGAs to complete reset initialization before releasing control.
Does MAX6726KASYD3+T support monitoring a negative supply voltage?
Yes, MAX6726KASYD3+T can monitor a negative supply using its PFI input (shared with RSTIN on pin 7) and PFO output. By connecting the negative rail through a resistor divider to PFI, the internal 626.5mV comparator reference allows detection of negative voltage collapse. When the negative supply drops, PFO goes high-enabling interrupt generation or reset assertion. The circuit accuracy depends on resistor tolerance and PFI input current (±25nA), but this method is validated in Maxim's application notes for MAX6728/MAX6729 variants.
How does the watchdog timer in MAX6726KASYD3+T behave during system boot?
The MAX6726KASYD3+T watchdog timer starts in long-mode (35s minimum timeout) immediately after any reset event-including power-up, MR assertion, or watchdog-triggered reset. This gives the system ample time to initialize BIOS, firmware, and peripherals. Once the first valid edge (rising or falling) is detected on WDI, the timer switches to normal mode (1.12s minimum timeout). If no WDI transition occurs within 35s, a reset is issued-ensuring failed boots are caught without relying on software intervention.
Can MAX6726KASYD3+T operate with VCC1 = 2.5V and VCC2 = 1.8V?
Yes, MAX6726KASYD3+T is fully specified to operate with VCC1 as low as 0.8V and VCC2 as low as 0.8V, well below 2.5V and 1.8V. Its reset outputs remain valid and functional across this range, and the internal comparators maintain accuracy. The 4.625V VCC1 threshold applies only when VCC1 is used as the primary monitored rail-not as a minimum supply requirement. Supply current increases slightly at lower voltages (e.g., 10µA typ at 2.5V), but all functions-including RST, RST2, MR, and WDI-remain fully operational.
What is the purpose of the shared RSTIN/PFI pin (pin 7) on MAX6726KASYD3+T?
The RSTIN/PFI pin (pin 7) on MAX6726KASYD3+T serves a dual role: as an adjustable reset input (RSTIN) for monitoring a third supply voltage down to 0.62V, or as a power-fail input (PFI) to generate early-warning interrupts via PFO. Function selection is determined by external circuitry-no internal configuration is required. When used as RSTIN, it asserts reset if the applied voltage falls below 626.5mV; when used as PFI, it drives PFO low when the voltage drops below the same threshold. Both modes share identical electrical specs (25nA leakage, 3mV hysteresis).
MAX6726KASYD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 2.188V, 2.925V
- Output:
- Open Drain or Open Collector
- Reset:
- Active High
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6726KASYD3+T FAQ
1.How can I place an order for MAX6726KASYD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6726KASYD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6726KASYD3+T reliable?
The price and inventory of MAX6726KASYD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6726KASYD3+T is usually 5 days.
3.What payment methods are accepted for MAX6726KASYD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6726KASYD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6726KASYD3+T?
MAX6726KASYD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6726KASYD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6726KASYD3+T?
For technical support, including MAX6726KASYD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6726KASYD3+T requirements.
6.How does Aetrix verify that MAX6726KASYD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6726KASYD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6726KASYD3+T meets industry standards.
7.What is the process for return or replacement of MAX6726KASYD3+T?
All MAX6726KASYD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6726KASYD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6726KASYD3+T part is unused and in its original packaging.
Return procedure for MAX6726KASYD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6726KASYD3+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
