Analog Devices Inc./Maxim Integrated MAX6727KAYDD3+T
- Part No.:
- MAX6727KAYDD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- -
- Datasheet:
-
MAX6727KAYDD3+T.pdf
- Description:
- IC SUPERVISOR MPU SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:1,638
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6727KAYDD3+T from Maxim Integrated is a triple-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (4.625V threshold), VCC2 (3.075V threshold), and an externally adjustable third supply via RSTIN (626.5mV reference). It provides dual open-drain active-low reset outputs (RST and RST2), manual reset input, watchdog timer with 35s startup/1.12s normal timeout, and operates from -40°C to +85°C. It ensures reliable power-up sequencing and brownout protection in multivoltage embedded systems.
For engineers reviewing the MAX6727KAYDD3+T datasheet, MAX6727KAYDD3+T pinout, MAX6727KAYDD3+T application, or MAX6727KAYDD3+T equivalent, key selection criteria include dual independent reset outputs, factory-trimmed dual-threshold supervision (4.625V/3.075V), RSTIN-based auxiliary voltage monitoring down to 0.62V, 210ms minimum reset timeout, and guaranteed reset validity with VCC1 or VCC2 ≥ 0.8V.
Technical Context
The MAX6727KAYDD3+T implements a dual-threshold comparator architecture for primary (VCC1) and secondary (VCC2) supplies, plus a dedicated high-impedance RSTIN input referenced to a 626.5mV internal bandgap. Its dual open-drain RST outputs are independently driven by the same internal logic but routed to separate pins (Pin 1 and Pin 4), enabling distinct system reset domains.
It integrates a dual-mode watchdog timer: a 35s minimum initial timeout after any reset event (power-up, MR, or watchdog expiry), followed by a 1.12s minimum normal timeout triggered by the first WDI edge. The manual reset input (MR) features a 50kΩ internal pullup to VCC1 and 200ns propagation delay to reset assertion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Threshold | 4.625V (factory-trimmed, ±125mV tolerance); sets precise power-good detection for 5V or 4.8V rails |
| VCC2 Threshold | 3.075V (factory-trimmed, ±75mV tolerance); enables accurate monitoring of 3.3V I/O or core supplies |
| RSTIN Reference | 626.5mV (internal bandgap); allows external resistor-divider to monitor third supply down to 0.62V |
| Reset Timeout | 210ms (minimum); ensures sufficient hold time for CPU initialization and peripheral stabilization |
| Supply Current | 14µA typical at 3.6V; supports ultra-low-power battery-backed or always-on monitoring applications |
| Operating Temp | -40°C to +85°C; qualified for industrial and telecom equipment operating in harsh thermal environments |
| Reset Valid Down To | VCC1 or VCC2 ≥ 0.8V; guarantees correct reset state during deep brownout conditions |
Pinout & Package
MAX6727KAYDD3+T is housed in an 8-pin SOT23-8 package (2.0mm × 2.1mm, 0.65mm pitch), optimized for space-constrained PCB layouts in portable and networking equipment.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST (Output) | Active-low open-drain reset output; asserted when VCC1/VCC2/RSTIN drop below thresholds or MR is pulled low |
| 2 | GND | Analog/digital ground reference; must be connected to system ground plane for stable threshold accuracy |
| 3 | MR | Active-low manual reset input; internal 50kΩ pullup to VCC1; 200ns delay to reset assertion |
| 4 | RST2 (Output) | Second active-low open-drain reset output; identical timing/function to Pin 1, enabling dual-domain reset control |
| 5 | VCC2 | Secondary supply input; powers internal circuitry when > VCC1 and sets VCC2 threshold reference (3.075V) |
| 6 | VCC1 | Primary supply input; powers device when > VCC2 and sets VCC1 threshold reference (4.625V) |
| 7 | WDI | Watchdog input; rising/falling edge clears 1.12s normal timeout; long idle (>35s) triggers reset |
| 8 | RSTIN | Adjustable reset input; high-impedance node referenced to 626.5mV; used with external divider for third-supply monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent open-drain RST outputs | Enables simultaneous or isolated reset control of CPU and peripheral subsystems without external logic |
| Factory-trimmed VCC1/VCC2 thresholds | Eliminates external resistor networks for primary/secondary rail monitoring, reducing BOM count and layout area |
| RSTIN with 626.5mV internal reference | Supports precision monitoring of auxiliary rails (e.g., 1.2V, 1.8V, 2.5V) using only two external resistors |
| Dual-mode watchdog timer | 35s startup window accommodates complex boot sequences; 1.12s runtime timeout ensures rapid fault detection |
| Guaranteed reset validity at 0.8V supply | Ensures deterministic reset behavior during severe brownout, preventing CPU lockup or undefined states |
Applications
| Industrial PLC Controller | 5G Small Cell Baseband Unit |
|---|---|
|
Use Scenario: Monitors 5V backplane, 3.3V FPGA I/O, and 1.2V core supply in a DIN-rail mounted programmable logic controller. IC Role / Device Role / Timing Role: Triple-supply supervisor asserting dual RST signals to isolate CPU and I/O module resets during undervoltage events. Use Value: Prevents partial initialization failures by holding both domains in reset until all three rails stabilize above their precise thresholds (4.625V/3.075V/0.62V). |
Use Scenario: Ensures reliable power sequencing and fault recovery in a compact 5G NR baseband unit with multiple DC-DC converters. IC Role / Device Role / Timing Role: Supervises main 12V-derived 5V rail, 3.3V management bus, and 1.8V RFIC supply while feeding watchdog signal from baseband processor. Use Value: Dual RST outputs allow independent reset of control processor and radio front-end ASIC; 210ms timeout aligns with FPGA configuration time. |
| Medical Patient Monitor | Enterprise SSD Controller Board |
|
Use Scenario: Provides fail-safe reset for battery-backed ECG processing unit requiring continuous operation across 3.3V, 2.5V, and 1.8V domains. IC Role / Device Role / Timing Role: Monitors critical supplies and asserts RST on brownout; RST2 drives backup power switchover logic. Use Value: Guaranteed reset validity down to 0.8V prevents data corruption during battery transition; low 14µA ICC extends runtime. |
Use Scenario: Manages power integrity for NVMe SSD controller IC, DRAM buffer, and NAND flash interface supplies. IC Role / Device Role / Timing Role: Supervises 3.3V controller rail, 1.2V DDR interface, and 1.8V NAND Vccq using RSTIN divider; WDI tied to controller GPIO. Use Value: Dual RST outputs enable staggered reset of controller and memory subsystems; watchdog detects firmware hangs before data loss occurs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6725KAUTD3+T | Single open-drain RST + single push-pull RST2; no RSTIN input; same VCC1/VCC2 thresholds and 210ms timeout | Lacks third-supply monitoring capability; suited for dual-rail systems needing mixed-output logic levels | Select when only two supply rails require supervision and active-high reset signaling is needed for one domain |
| TPS3808G33DBVR | Dual-supply monitor (VDD/VDD2) only; no RSTIN or dual RST outputs; fixed 3.3V/3.3V thresholds; 200ms timeout | No auxiliary voltage monitoring or independent dual-reset capability; lower quiescent current (1.8µA) | Choose for cost-sensitive dual-rail applications where third-supply supervision and dual-RST functionality are unnecessary |
Compared with MAX6727KAYDD3+T, MAX6725KAUTD3+T offers push-pull RST2 but omits RSTIN and second open-drain RST, while TPS3808G33DBVR reduces feature set to basic dual-rail monitoring with lower power-making MAX6727KAYDD3+T uniquely suited for triple-supply systems requiring dual independent reset outputs and flexible auxiliary rail supervision.
Availability
MAX6727KAYDD3+T is available at Aetrix Electronics and suitable for industrial PLC controllers, 5G small cell baseband units, medical patient monitors, and enterprise SSD controller boards requiring stable component supply, precise multivoltage supervision, and dual-domain reset control.
Supply support for MAX6727KAYDD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for industrial, communications, computing, and consumer applications, emphasizing reliability, integration, and low-power operation.
The MAX6715–MAX6729 family delivers ultra-low-voltage, multirail microprocessor supervision in miniature SOT23 packages, targeting space-constrained systems requiring robust power-monitoring, watchdog safety, and flexible reset architectures.
FAQ
What is the exact reset threshold voltage for VCC1 on the MAX6727KAYDD3+T?
The MAX6727KAYDD3+T has a factory-trimmed VCC1 reset threshold of 4.625V, with a typical tolerance of ±125mV (4.500V to 4.750V). This value is encoded in the "Y" suffix per Maxim's Reset Voltage Threshold Suffix Guide and is verified across temperature (-40°C to +85°C) and supply conditions. The MAX6727KAYDD3+T uses this precise threshold to supervise 5V or 4.8V system rails without external calibration.
Does the MAX6727KAYDD3+T provide two independent reset outputs, and how are they configured?
Yes, the MAX6727KAYDD3+T provides two independent active-low open-drain reset outputs: RST (Pin 1) and RST2 (Pin 4). Both are driven by the same internal reset logic and assert simultaneously under identical conditions (VCC1/VCC2/RSTIN undervoltage, MR low, or watchdog timeout), but are physically isolated for routing to separate subsystems. The MAX6727KAYDD3+T does not support independent control or different timeout periods for each output.
How is the third supply voltage monitored using the RSTIN pin on the MAX6727KAYDD3+T?
The RSTIN pin on the MAX6727KAYDD3+T connects to an internal 626.5mV reference comparator. To monitor a third supply (e.g., 1.2V), a resistor divider (R1/R2) scales the supply so that the voltage at RSTIN equals 626.5mV at the desired trip point: VEXT_TH = 626.5mV × (R1 + R2)/R2. The MAX6727KAYDD3+T asserts reset when RSTIN falls below 626.5mV, enabling precise undervoltage detection for auxiliary rails.
What is the watchdog timeout behavior of the MAX6727KAYDD3+T, and how does it differ between startup and normal operation?
The MAX6727KAYDD3+T features a dual-mode watchdog: after any reset event (power-up, MR, or timeout), it enters a 35s minimum startup mode to accommodate lengthy system initialization. Upon detecting the first valid WDI edge, it switches to a 1.12s minimum normal timeout mode. If WDI remains static beyond either period, the MAX6727KAYDD3+T asserts reset for 210ms. This architecture prevents false resets during boot while ensuring rapid fault response during runtime.
What package type and pin count does the MAX6727KAYDD3+T use, and what are its key mechanical dimensions?
The MAX6727KAYDD3+T uses an 8-pin SOT23-8 package (also labeled SOT-23-8 or SOT23-8), measuring 2.0mm × 2.1mm with 0.65mm lead pitch. It is a surface-mount, lead-free (RoHS-compliant) package with gull-wing leads, designed for high-density PCB layouts in portable and telecom equipment. The "+T" suffix confirms lead-free termination, and the device is rated for reflow soldering per JEDEC J-STD-020.
MAX6727KAYDD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- -
- Number of Voltages Monitored:
- -
- Voltage - Threshold:
- -
- Output:
- -
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MAX6727KAYDD3+T FAQ
1.How can I place an order for MAX6727KAYDD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6727KAYDD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6727KAYDD3+T reliable?
The price and inventory of MAX6727KAYDD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6727KAYDD3+T is usually 5 days.
3.What payment methods are accepted for MAX6727KAYDD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6727KAYDD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6727KAYDD3+T?
MAX6727KAYDD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6727KAYDD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6727KAYDD3+T?
For technical support, including MAX6727KAYDD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6727KAYDD3+T requirements.
6.How does Aetrix verify that MAX6727KAYDD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6727KAYDD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6727KAYDD3+T meets industry standards.
7.What is the process for return or replacement of MAX6727KAYDD3+T?
All MAX6727KAYDD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6727KAYDD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6727KAYDD3+T part is unused and in its original packaging.
Return procedure for MAX6727KAYDD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6727KAYDD3+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

