Analog Devices Inc./Maxim Integrated MAX6728KATGD3+T
- Part No.:
- MAX6728KATGD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6728KATGD3+T.pdf
- Description:
- IC SUPERVISOR MPU SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6728KATGD3+T from Maxim Integrated is a triple-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (primary), VCC2 (secondary), and PFI (power-fail input) with factory-trimmed thresholds of 4.625V (VTH1), 3.075V (VTH2), and 626.5mV (VPFI). It provides open-drain active-low RST and PFO outputs, 210ms (min) reset timeout, and operates from -40°C to +85°C. It is used in telecom power systems to ensure reliable boot sequencing and brownout recovery.
For engineers reviewing the MAX6728KATGD3+T datasheet, MAX6728KATGD3+T pinout, MAX6728KATGD3+T application, or MAX6728KATGD3+T equivalent, key selection criteria include its triple-supply monitoring capability, guaranteed reset validity down to VCC1/VCC2 = 0.8V, PFI/PFO power-fail alerting without reset timeout, and compatibility with low-noise industrial and battery-operated embedded systems requiring deterministic fault response.
Technical Context
The MAX6728KATGD3+T integrates three independent voltage comparators: one for VCC1 (4.625V threshold), one for VCC2 (3.075V), and one for PFI (626.5mV reference), each feeding into a shared reset timeout timer. Its open-drain RST output asserts when any monitored supply falls below its threshold and remains asserted for ≥210ms after all supplies recover.
Unlike dual-monitor variants, MAX6728KATGD3+T includes dedicated PFI/PFO functionality - PFI accepts an external resistor-divider to monitor auxiliary rails (e.g., battery or pre-regulated input), and PFO deasserts immediately upon recovery without timeout delay, enabling fast power-fail interrupt signaling to µP while maintaining system reset integrity via RST.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Reset Threshold | 4.625V (factory-trimmed, ±125mV tolerance); ensures reliable reset assertion during 5V rail brownout before logic corruption occurs. |
| VCC2 Reset Threshold | 3.075V (factory-trimmed, ±75mV tolerance); supports stable supervision of 3.3V I/O or core supplies in multivoltage SoC systems. |
| PFI Threshold Voltage | 626.5mV (internal reference); enables precise external resistor-divider setup for monitoring auxiliary rails down to sub-1V levels. |
| Reset Timeout Period | 210ms (minimum); guarantees sufficient hold time for full µP initialization and peripheral stabilization after power recovery. |
| Supply Current | 14µA (typical at 3.6V); minimizes quiescent load on battery-backed or energy-constrained subsystems. |
| Operating Temperature | -40°C to +85°C; validated for industrial-grade deployment in telecom equipment and network edge devices. |
| Package | 8-pin SOT23; surface-mount footprint compatible with high-density PCB layouts and automated assembly. |
Pinout & Package
MAX6728KATGD3+T is housed in an 8-pin SOT23 package (3.0mm × 1.7mm × 1.3mm height), optimized for space-constrained applications. Pin functions are electrically isolated per internal comparator domains and support mixed-rail supervision without cross-coupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low open-drain reset output; requires external pullup; asserts when VCC1 < 4.625V, VCC2 < 3.075V, or PFI < 626.5mV. |
| 2 | GND | Analog/digital ground reference for all comparators and internal logic; must be low-impedance connection. |
| 3 | MR | Active-low manual reset input; internal 50kΩ pullup to VCC1; forces reset when pulled low for ≥1µs. |
| 4 | PFO | Active-low open-drain power-fail output; asserts when PFI < 626.5mV; deasserts immediately on recovery (no timeout). |
| 5 | VCC2 | Secondary supply input (0.9V–3.3V range); powers internal VCC2 comparator and sets RST2 reference if enabled. |
| 6 | VCC1 | Primary supply input (1.8V–5.0V range); powers main logic, VCC1 comparator, and RST driver stage. |
| 7 | PFI | Power-fail monitor input; high-impedance (±25nA); connects to resistor-divider for auxiliary rail monitoring. |
| 8 | NC | No connect; internally unconnected; must remain floating or grounded per layout best practices. |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent voltage monitoring | Simultaneous supervision of primary (VCC1), secondary (VCC2), and auxiliary (PFI) rails with separate thresholds and no shared timing dependency. |
| Guaranteed reset validity down to 0.8V | Ensures correct RST logic state even during deep brownout conditions where VCC1 or VCC2 drops to 0.8V - critical for fail-safe shutdown. |
| Fast PFO response with zero timeout | PFO transitions within 2µs of PFI crossing threshold and deasserts immediately on recovery - enables real-time power-fail interrupt without reset delay. |
| Immunity to short VCC transients | Withstands negative-going VCC glitches ≤20µs (at 100mV overdrive), preventing spurious resets in noisy power environments. |
| Low 14µA supply current | Reduces standby power in always-on subsystems (e.g., battery-backed clocks or remote sensors) without sacrificing supervision accuracy. |
Applications
| Telecom Power Sequencing | Industrial PLC I/O Modules |
|---|---|
Use Scenario: Supervising 48V-to-5V/3.3V DC/DC converter outputs and backup battery voltage in carrier-grade line cards. IC Role / Device Role / Timing Role: Triple-voltage supervisor asserting RST during primary rail collapse and generating immediate PFO interrupt for battery switchover control. Use Value: Prevents firmware lockup during hot-swap events by ensuring µP reset aligns with power rail stabilization and enables graceful battery handover via PFO-triggered ISR. |
Use Scenario: Monitoring field-side 24V DC supply, isolated 5V logic rail, and internal 3.3V FPGA core voltage in modular I/O terminals. IC Role / Device Role / Timing Role: Simultaneous VCC1/VCC2/PFI supervision with 210ms RST hold time and instantaneous PFO alert for undervoltage detection on safety-critical inputs. Use Value: Enables deterministic watchdog-triggered safe state entry when any rail dips below threshold, meeting SIL-2 functional safety requirements without external timers. |
| Network Edge Router Boot Integrity | Battery-Powered IoT Gateway |
Use Scenario: Validating multi-rail power-up sequence (12V bias, 5V PHY, 3.3V CPU) during cold start in fanless enterprise routers. IC Role / Device Role / Timing Role: Ensuring RST remains asserted until all three rails exceed thresholds and sustain for ≥210ms, preventing premature CPU execution. Use Value: Eliminates boot failures caused by marginal rail settling by enforcing minimum timeout - verified across -40°C to +85°C operating range. |
Use Scenario: Monitoring Li-ion battery voltage (via PFI divider), 3.3V LDO output (VCC2), and 1.8V sensor rail (VCC1) in cellular-connected environmental sensors. IC Role / Device Role / Timing Role: Using PFO to trigger low-battery warning ISR while holding RST asserted until battery recovers above 3.0V or system initiates controlled shutdown. Use Value: Extends usable battery life by avoiding deep discharge through early PFI-based alerts, while maintaining robust reset behavior during intermittent solar charging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6729KA+T | Push-pull RST and PFO outputs (vs. open-drain in MAX6728KATGD3+T); same thresholds, timeout, and pinout except PFO drive strength. | Eliminates need for external pullup resistors; better suited for direct µP reset pin interfacing without series termination. | Select MAX6729KA+T when driving reset lines directly into CMOS inputs without level-shifting or when board space prohibits pullup resistors. |
| TPS3808G33DBVR | Dual-supply monitor only (VDD1/VDD2); no PFI/PFO; fixed 3.3V/2.93V thresholds; 200ms timeout; SOT23-6 package. | Lacks auxiliary rail monitoring; cannot replace PFI-based battery or pre-regulator supervision in MAX6728KATGD3+T designs. | Use TPS3808G33DBVR only in cost-sensitive dual-rail applications where PFI functionality is unnecessary and PCB layout allows SOT23-6 footprint. |
Compared with MAX6728KATGD3+T, MAX6729KA+T offers push-pull drive for simplified interface but sacrifices design flexibility in noise-prone environments where open-drain with configurable pullup is preferred; TPS3808G33DBVR reduces feature set and pin count but lacks the critical third-monitoring channel required for power-fail alerting in battery-backed systems.
Availability
MAX6728KATGD3+T is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, and battery-powered IoT gateways requiring stable component supply, long-term lifecycle assurance, and guaranteed lead-free compliance.
Supply support for MAX6728KATGD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX6715–MAX6729 family was designed specifically for ultra-low-voltage, multirail microprocessor supervision in space- and power-constrained systems - emphasizing guaranteed operation down to 0.8V, minimal quiescent current, and flexible monitoring of primary, secondary, and auxiliary supplies.
FAQ
What is the exact reset threshold voltage for VCC1 on the MAX6728KATGD3+T?
The MAX6728KATGD3+T has a factory-trimmed VCC1 reset threshold of 4.625V (with ±125mV tolerance over temperature), as indicated by the "T" suffix in the Reset Voltage Threshold Suffix Guide. This value is laser-trimmed during production and guaranteed across the full -40°C to +85°C operating range, ensuring consistent brownout detection for 5V system rails.
Does the MAX6728KATGD3+T provide a reset timeout for the PFO output?
No, the MAX6728KATGD3+T does not apply reset timeout to the PFO output. PFO asserts low when PFI falls below 626.5mV and deasserts immediately upon PFI rising above threshold - with only 2µs typical propagation delay. This behavior enables real-time power-fail interrupts without delay, unlike the RST output which holds for ≥210ms after recovery.
Can the MAX6728KATGD3+T monitor a negative supply voltage?
Yes, the MAX6728KATGD3+T can monitor negative supplies using the PFI input with an appropriate resistor-divider configuration as shown in Figure 3b of the datasheet. When the negative rail drops, PFO goes high - providing a logic-compatible alert signal. Accuracy depends on PFI threshold tolerance (±15.5mV), resistor matching, and VCC stability, but the architecture supports this use case without modification.
What is the function of Pin 8 (NC) on the MAX6728KATGD3+T?
Pin 8 on the MAX6728KATGD3+T is a no-connect (NC) terminal - internally unconnected and unused. It must be left floating or tied to GND per PCB layout best practices to avoid parasitic coupling; it is not intended for thermal relief or mechanical anchoring. This pin exists due to the 8-pin SOT23 package variant shared across the MAX6725–MAX6729 family.
How does the MAX6728KATGD3+T handle short VCC transients?
The MAX6728KATGD3+T is immune to short negative-going VCC transients up to 20µs duration when the overdrive is 100mV below threshold (per Typical Operating Characteristics graph toc06). This built-in glitch rejection prevents spurious resets during switching noise or ESD events, eliminating need for additional RC filtering on VCC lines in most industrial deployments.
MAX6728KATGD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 1.11V, 3.075V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6728KATGD3+T FAQ
1.How can I place an order for MAX6728KATGD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6728KATGD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6728KATGD3+T reliable?
The price and inventory of MAX6728KATGD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6728KATGD3+T is usually 5 days.
3.What payment methods are accepted for MAX6728KATGD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6728KATGD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6728KATGD3+T?
MAX6728KATGD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6728KATGD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6728KATGD3+T?
For technical support, including MAX6728KATGD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6728KATGD3+T requirements.
6.How does Aetrix verify that MAX6728KATGD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6728KATGD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6728KATGD3+T meets industry standards.
7.What is the process for return or replacement of MAX6728KATGD3+T?
All MAX6728KATGD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6728KATGD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6728KATGD3+T part is unused and in its original packaging.
Return procedure for MAX6728KATGD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6728KATGD3+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

