My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6729KAZGD3+T
- Part No.:
- MAX6729KAZGD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-8
- Datasheet:
-
MAX6729KAZGD3+T.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL SOT23-8
- Quantity:
- Payment:
- Shipping:
Inventory:7,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6729KAZGD3+T from Maxim Integrated is a triple-voltage microprocessor supervisory circuit in an 8-pin SOT23 package, monitoring VCC1 (1.8V–5.0V), VCC2 (0.9V–3.3V), and an externally adjustable third supply via RSTIN (threshold = 626.5mV). It provides push-pull active-low reset output (RST), manual reset input (MR), watchdog timer (35s startup / 1.12s normal timeout), and power-fail input/output (PFI/PFO) with push-pull PFO. Used in multivoltage telecom and industrial systems requiring reliable brownout detection and orderly shutdown.
For engineers reviewing the MAX6729KAZGD3+T datasheet, MAX6729KAZGD3+T pinout, MAX6729KAZGD3+T application, or MAX6729KAZGD3+T equivalent, key selection criteria include verified triple-supply monitoring capability, guaranteed reset validity down to VCC1/VCC2 = 0.8V, push-pull RST and PFO outputs, 210ms (min) reset timeout, and compatibility with low-noise battery-operated and server power-rail architectures.
Technical Context
The MAX6729KAZGD3+T implements dual independent voltage comparators for VCC1 and VCC2, plus a dedicated high-impedance RSTIN comparator referenced to a 626.5mV internal bandgap. Its power-fail comparator (PFI) drives a push-pull PFO output with 2µs propagation delay and 3mV hysteresis, enabling precise early-warning detection of supply decay.
It integrates a dual-mode watchdog timer: a 35s minimum startup period after any reset event (power-up, MR, or watchdog timeout), followed by a 1.12s minimum normal timeout triggered by WDI edge transitions. Reset assertion is latched for a factory-programmed 210ms (min) timeout period, with immunity to sub-20µs VCC transients when overdrive exceeds 100mV.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC1 Threshold | 2.250V (typ), factory-trimmed Z-suffix; ensures reliable reset assertion during 2.5V rail brownout |
| VCC2 Threshold | 2.313V (typ), factory-trimmed Z-suffix; matches common 2.5V/2.3V core supply rails |
| RSTIN Threshold | 626.5mV (typ); enables precise external monitoring of supplies as low as 0.62V using resistor divider |
| Reset Timeout | 210ms (min); meets JEDEC JESD78 Class II latch-up immunity timing requirements |
| Supply Current | 14µA (typ) at 3.6V; supports >10-year battery life in always-on IoT sensor nodes |
| Operating Temp | -40°C to +85°C; qualified for industrial-grade embedded control and telecom equipment |
| Package | 8-pin SOT23 (MAX6729KA_ _D_ -T series); 2.9mm × 1.6mm footprint, compatible with automated SMT assembly |
Pinout & Package
MAX6729KAZGD3+T uses an 8-pin SOT23 package (SOT23-8), with pin 1 marked by dot. The package supports reflow soldering per JEDEC J-STD-020 and operates up to +85°C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RST | Active-low push-pull reset output referenced to VCC1; asserts low on VCC1/VCC2/RSTIN undervoltage or MR low |
| 2 | GND | Analog/digital ground reference; must be connected to system ground plane for noise immunity |
| 3 | MR | Active-low manual reset input with 50kΩ internal pullup to VCC1; 1µs minimum pulse width required |
| 4 | PFO | Active-low push-pull power-fail output referenced to VCC1; asserts low when PFI < 626.5mV, no timeout delay |
| 5 | VCC2 | Secondary supply input (0.9V–3.3V); powers internal VCC2 comparator and RST2 logic (not used in MAX6729) |
| 6 | VCC1 | Primary supply input (1.8V–5.0V); powers device core, VCC1 comparator, and all push-pull outputs |
| 7 | PFI | Power-fail monitor input; high-impedance node (±25nA) for resistor-divider threshold setting (626.5mV ref) |
| 8 | WDI | Watchdog input; rising/falling edge clears 1.12s (min) normal timeout; 35s (min) startup mode after reset |
Key Features
| Feature | Design Value |
|---|---|
| Triple-supply monitoring | Simultaneous VCC1 (Z-suffix = 2.25V), VCC2 (Z-suffix = 2.313V), and RSTIN (626.5mV) thresholds enable full-system rail supervision in SoC-based designs |
| Push-pull RST and PFO | Eliminates need for external pullup resistors; ensures fast, deterministic reset and PFO drive into heavy capacitive loads (e.g., FPGA configuration buses) |
| Dual-mode watchdog | 35s startup window accommodates cold boot sequences; 1.12s normal timeout detects firmware hangs without false triggers during initialization |
| Guaranteed reset below 0.8V | Valid reset state maintained even as VCC1 or VCC2 decays to 0.8V, enabling safe sequencing in multi-rail power-down |
| Low 14µA quiescent current | Reduces standby power in battery-backed systems; ICC1 + ICC2 remains stable across -40°C to +85°C |
Applications
| Telecom Line Cards | Industrial PLC Controllers |
|---|---|
Use Scenario: Monitoring primary 3.3V management rail, secondary 2.5V FPGA I/O rail, and auxiliary 1.2V core rail in carrier-grade line cards. IC Role / Device Role / Timing Role: Triple-voltage supervisor asserting synchronized reset to CPU, FPGA, and PHY upon any rail fault; PFO triggers graceful packet buffer flush before power loss. Use Value: Prevents data corruption during AC mains interruption by coordinating hardware reset and software-initiated shutdown via PFO interrupt. |
Use Scenario: Supervising 24V DC input (via PFI divider), 5V logic rail (VCC1), and 3.3V MCU core (VCC2) in DIN-rail mounted programmable logic controllers. IC Role / Device Role / Timing Role: Detects undervoltage on field power (PFI), logic supply (VCC1), and processor core (VCC2); MR enables field-service reset; WDI validates PLC scan loop execution. Use Value: Eliminates need for discrete comparators and RC timers, reducing BOM count by 4 components while improving temperature stability (20ppm/°C threshold drift). |
| Server Baseboard Management | Medical Imaging Power Sequencing |
Use Scenario: Coordinating reset sequencing across 12V VRM, 5V standby, and 3.3V BMC rails in x86 server baseboard management controllers. IC Role / Device Role / Timing Role: Generates timed reset pulses (210ms min) to BMC and CPLD; PFO signals impending AC loss to initiate fan ramp-down and log write-back. Use Value: Meets IPMI 2.0 power-fail response latency requirements (<5ms PFI-to-PFO) while supporting hot-swap compliance via MR debounced by internal 100ns glitch filter. |
Use Scenario: Ensuring safe power-up/down sequencing of X-ray detector ASICs powered by ±15V analog, +5V digital, and +1.8V clock rails. IC Role / Device Role / Timing Role: Monitors positive rails via VCC1/VCC2 and negative rail via PFI (configured per Fig 3b); RST holds imaging chain in reset until all rails stabilize within tolerance. Use Value: Prevents latch-up in high-voltage analog front-ends by enforcing strict monotonic power-rail ramp rates via coordinated reset release timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-voltage supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6728KAZGD3+T | Same pinout and thresholds, but open-drain PFO output instead of push-pull | Requires external pullup resistor on PFO; unsuitable for driving heavy capacitive loads directly | Select MAX6728KAZGD3+T only if PFO load is high-impedance (e.g., MCU interrupt input) and board space allows pullup placement |
| TPS3808G33DBVR | Dual-supply monitor only (no RSTIN or PFI); fixed 3.3V VDD threshold; no watchdog or PFO | Lacks third-supply monitoring and power-fail warning capability; cannot replace full MAX6729 functionality | Use TPS3808G33DBVR only for cost-sensitive dual-rail applications where RSTIN/PFI/WDI are unused and 210ms timeout suffices |
Compared with MAX6729KAZGD3+T, MAX6728KAZGD3+T offers identical supervision logic but requires external biasing for PFO, while TPS3808G33DBVR reduces feature set significantly-making MAX6729KAZGD3+T the only choice for designs needing integrated triple-rail monitoring, push-pull PFO, and dual-mode watchdog in one 8-pin package.
Availability
MAX6729KAZGD3+T is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, and medical imaging systems requiring stable component supply, long-term lifecycle support, and guaranteed lead-free compliance.
Supply support for MAX6729KAZGD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The MAX6715–MAX6729 family was designed to replace discrete reset circuits in space-constrained multivoltage systems, delivering guaranteed reset validity down to 0.8V with ultra-low quiescent current and integrated watchdog/power-fail functions.
FAQ
What is the exact reset timeout period for MAX6729KAZGD3+T?
The MAX6729KAZGD3+T has a minimum reset timeout period of 210ms, as indicated by the 'D3' suffix in its part number. This value is factory-trimmed and guaranteed over the full -40°C to +85°C operating temperature range. The actual timeout may vary slightly due to process and temperature, but remains ≥210ms under all specified conditions. This timing ensures compatibility with JEDEC JESD78 latch-up immunity requirements for microprocessors.
Does MAX6729KAZGD3+T support monitoring a negative supply voltage?
Yes, MAX6729KAZGD3+T can monitor negative supplies using the PFI input configured per Figure 3b in the datasheet. By connecting PFI to a resistor network referenced to the negative rail, the internal 626.5mV comparator threshold detects when the negative voltage falls below the trip point. PFO then asserts high (for push-pull) to signal failure. Accuracy depends on resistor tolerance and PFI input current (±25nA max), not on VCC levels.
How does the watchdog timer in MAX6729KAZGD3+T behave after power-up?
After power-up or any reset event, MAX6729KAZGD3+T enters a 35s minimum startup watchdog mode. During this period, WDI transitions do not reset the timer. Once the first valid WDI edge occurs before the 35s expires, the timer switches to 1.12s minimum normal mode. If no edge occurs, reset asserts at 35s. This prevents false timeouts during boot sequences while ensuring rapid hang detection during steady-state operation.
Can MAX6729KAZGD3+T operate with VCC1 = 1.8V and VCC2 = 1.2V simultaneously?
Yes, MAX6729KAZGD3+T is fully specified to operate with VCC1 as low as 1.8V and VCC2 as low as 0.9V. Its internal comparators and reset logic remain functional, and the reset output is guaranteed valid as long as either VCC1 or VCC2 exceeds 0.8V. At these voltages, supply current drops to ~4µA (ICC2 typ), making it suitable for ultra-low-power applications like battery-backed real-time clocks.
What is the function of the RSTIN pin on MAX6729KAZGD3+T?
The RSTIN pin on MAX6729KAZGD3+T is a high-impedance input (±25nA leakage) referenced to a precise 626.5mV internal bandgap. When the voltage at RSTIN falls below this threshold, the device asserts RST. It is typically used with an external resistor divider to monitor a third supply (e.g., 1.0V core rail), enabling true triple-voltage supervision without additional ICs. RSTIN must be tied to VCC1 or VCC2 if unused.
MAX6729KAZGD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-8
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 1.11V, 2.313V, Adj
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
MAX6729KAZGD3+T FAQ
1.How can I place an order for MAX6729KAZGD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6729KAZGD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6729KAZGD3+T reliable?
The price and inventory of MAX6729KAZGD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6729KAZGD3+T is usually 5 days.
3.What payment methods are accepted for MAX6729KAZGD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6729KAZGD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6729KAZGD3+T?
MAX6729KAZGD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6729KAZGD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6729KAZGD3+T?
For technical support, including MAX6729KAZGD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6729KAZGD3+T requirements.
6.How does Aetrix verify that MAX6729KAZGD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6729KAZGD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6729KAZGD3+T meets industry standards.
7.What is the process for return or replacement of MAX6729KAZGD3+T?
All MAX6729KAZGD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6729KAZGD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6729KAZGD3+T part is unused and in its original packaging.
Return procedure for MAX6729KAZGD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6729KAZGD3+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
