My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6760TALTD0-T
- Part No.:
- MAX6760TALTD0-T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6760TALTD0-T.pdf
- Description:
- IC SUPERVISOR DL VOLT WINDOW DET
- Quantity:
- Payment:
- Shipping:
Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6760TALTD0-T from Maxim Integrated is a dual-voltage window detector IC designed to monitor undervoltage and overvoltage conditions on two independent power rails (VCC = 3.3V nominal, VCC2 = adjustable down to 0.5V). It features independent UV/OV outputs, latched OV output, manual reset input, ±5% window threshold (via SET = GND), and 20µs typical reset timeout. Used in telecom DC-DC converter supervision and automotive module power integrity monitoring.
For engineers reviewing the MAX6760TALTD0-T datasheet, MAX6760TALTD0-T pinout, MAX6760TALTD0-T application, or MAX6760TALTD0-T equivalent, this page delivers verified electrical specs, TDFN-8 pin mapping, dual-rail monitoring design context, latch control timing, and validated alternative options for industrial power sequencing and fault detection systems.
Technical Context
The MAX6760TALTD0-T implements dual independent window comparators with factory-trimmed 3.3V VCC threshold and externally adjustable VCC2 threshold (set via resistor divider to 0.4255V reference). Its OVLATCH pin enables persistent overvoltage fault capture until cleared, while MR provides active-low manual reset with 300ns propagation delay.
It operates across -40°C to +125°C with 10µA supply current at 3.6V, supports push-pull OV/UV outputs, and guarantees valid logic states for VCC ≥ 1.0V - enabling reliable supervision of low-voltage microcontrollers and FPGAs during brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Threshold | 3.3V nominal, ±5% window (OVTH = 3.465–3.630V, UVTH = 2.970–3.135V) - matches standard I/O rail with tight tolerance for precise fault detection. |
| VCC2 Threshold | Externally adjustable from 0.5V to 6.0V using resistor divider - enables monitoring of core voltages (e.g., 1.2V, 1.8V) or custom supplies. |
| Reset Timeout | 20µs typical - ensures rapid system recovery after transient faults without unnecessary hold-off delays. |
| Supply Current | 13µA typical at 3.6V - minimizes quiescent load on battery-backed or energy-constrained subsystems. |
| Operating Temp | -40°C to +125°C - qualified for under-hood automotive, industrial motor drives, and telecom base station environments. |
| Output Type | Push-pull OV and UV outputs - eliminates need for external pull-ups, simplifies PCB layout and reduces BOM count. |
| Latch Function | OVLATCH-controlled latched OV output - retains fault state until explicitly cleared, critical for safety-critical power shutdown sequences. |
Pinout & Package
MAX6760TALTD0-T is housed in an 8-pin TDFN-EP package (3mm × 3mm, 0.5mm pitch) with exposed pad thermally connected to GND.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | MR | Active-low manual reset input; internally pulled up to VCC (26kΩ); asserts UV/OV/RESET for ≥4µs pulse. |
| 2 | OVLATCH | Overvoltage latch control; high = latch OV, low = clear latch; high-impedance input requiring external pull-up/down. |
| 3 | UV | Active-low push-pull undervoltage output; asserts when VCC or VCC2 falls below UVTH; deasserts after 20µs timeout. |
| 4 | OV | Active-low push-pull overvoltage output; asserts immediately on OV condition; latched if OVLATCH = high. |
| 5 | SET | Window select input; tied to GND for ±5% window (as configured in MAX6760TALTD0-T). |
| 6 | VCC2 | Second monitored voltage input; also powers internal circuitry when VCC2 > VCC; accepts 0–6.0V range. |
| 7 | GND | Analog/digital ground reference; exposed pad (Pin 8) must be connected to GND for thermal and EMI performance. |
| 8 | VCC | Main power and first monitored rail (3.3V nominal); powers device and sets internal reference for VCC2 monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises VCC (3.3V) and VCC2 (user-defined), enabling complete power domain coverage in SoC/FPGA systems. |
| Latched overvoltage output | OVLATCH pin allows persistent fault indication until host MCU clears it - essential for fail-safe shutdown in automotive ECUs. |
| Factory-trimmed + adjustable thresholds | VCC fixed at 3.3V ±5%; VCC2 adjustable down to 0.5V - balances precision with flexibility for multi-rail designs. |
| Low-power operation | 13µA ICC at 3.6V enables use in always-on subsystems (e.g., CAN wake-up monitors, battery backup supervisors). |
| Robust manual reset interface | MR input with 26kΩ internal pull-up and 300ns propagation delay ensures reliable reset initiation even with slow GPIO edges. |
Applications
| Telecom Power Supervision | Automotive ADAS Module |
|---|---|
Use Scenario: Monitoring primary 3.3V I/O rail and secondary 1.2V core rail in a 5G baseband processor module. IC Role / Device Role / Timing Role: Dual-window detector asserting separate UV/OV signals to FPGA configuration logic and PMIC fault inputs. Use Value: Prevents corrupted data writes during rail collapse by triggering immediate reset before voltage crosses 3.135V (UVTH) or exceeds 3.630V (OVTH). | Use Scenario: Supervising 3.3V sensor interface and 1.8V image signal processor (ISP) supply in a rear-view camera ECU. IC Role / Device Role / Timing Role: Latched OV output held via OVLATCH to disable camera power stage until diagnostic confirmation. Use Value: Eliminates nuisance resets from load-dump transients by holding OV fault state until software validates root cause. |
| Industrial PLC I/O Card | Server BMC Power Sequencing |
Use Scenario: Validating 3.3V backplane communication rail and 2.5V FPGA configuration rail in a modular I/O controller. IC Role / Device Role / Timing Role: Independent UV outputs drive separate enable lines to isolated DC-DC converters for each sub-system. Use Value: Enables granular power domain recovery - only affected rail is reset, preserving operational continuity in other modules. | Use Scenario: Coordinating power-up sequence between 3.3V management controller (BMC) and 1.2V CPU core rail in a rack server motherboard. IC Role / Device Role / Timing Role: VCC2 monitoring of CPU rail triggers BMC interrupt via UV output; 20µs timeout ensures fast response to droop events. Use Value: Reduces boot failure rate by detecting <100mV droop on CPU rail before firmware initialization completes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage window detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TALTD0-T | Identical pinout, same VCC/VCC2 thresholds and timing, but active-high UV output instead of active-low. | Requires inverted logic handling in host firmware or external inverter; otherwise drop-in for systems needing high-true UV signaling. | Select when system architecture expects active-high fault indication to simplify interrupt controller interface. |
| TLV809E33DBZR | Single 3.3V supervisor (no VCC2 monitoring), open-drain RESET, no latch or manual reset; SOT-23-3 package. | Only suitable for basic single-rail reset generation; lacks dual monitoring, latch, and programmable window features. | Choose only for cost-sensitive, space-constrained applications where dual-rail supervision and fault retention are unnecessary. |
Compared with MAX6761TALTD0-T and TLV809E33DBZR, the MAX6760TALTD0-T uniquely combines dual-rail monitoring, ±5% window accuracy, latched OV reporting, and 20µs fast timeout - making it the sole option among the three for safety-critical, multi-domain power validation in automotive and industrial control.
Availability
MAX6760TALTD0-T is available at Aetrix Electronics and suitable for telecom infrastructure, automotive ADAS modules, and industrial PLC I/O cards requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX6760TALTD0-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and connectivity applications.
The MAX6754–MAX6764 family delivers ultra-low-power, high-accuracy voltage supervision for mission-critical systems where rail integrity directly impacts functional safety and data reliability.
FAQ
What is the exact VCC and VCC2 voltage threshold configuration for MAX6760TALTD0-T?
The MAX6760TALTD0-T has a factory-trimmed VCC threshold of 3.3V with ±5% window (UVTH = 2.970–3.135V, OVTH = 3.465–3.630V). VCC2 is externally adjustable via resistor divider to set nominal voltage from 0.5V to 6.0V; the "TA" suffix indicates VCC2 is configurable, not fixed. This configuration is confirmed in Maxim's MAX6754–MAX6764 datasheet Table 2 and Electrical Characteristics section.
Does MAX6760TALTD0-T support latched overvoltage reporting, and how is it controlled?
Yes, MAX6760TALTD0-T supports latched overvoltage reporting via the OVLATCH pin. When OVLATCH is driven high, the OV output remains asserted after an overvoltage event until OVLATCH is driven low to clear the latch. The latch is transparent when OVLATCH is grounded. This behavior is documented in the "Overvoltage Latch Control Input" section and functional diagram Figure 3 of the MAX6754–MAX6764 datasheet.
What package type and pin count does MAX6760TALTD0-T use, and is thermal pad connection required?
MAX6760TALTD0-T uses an 8-pin TDFN-EP package (3mm × 3mm, 0.5mm pitch) with exposed pad (Pin 8). The exposed pad is internally connected to GND and must be soldered to a PCB GND plane for proper thermal dissipation and EMI suppression, as specified in the "Pin Description" and "Ordering Information" sections of the datasheet.
Can MAX6760TALTD0-T monitor power rails below 1.0V, and what is the minimum valid VCC for operation?
MAX6760TALTD0-T can monitor VCC2 down to 0.5V using external resistive dividers, but VCC must be ≥1.4V for accurate threshold monitoring (per Note 2). Outputs remain in correct logic state for VCC ≥1.0V, enabling brownout detection during deep undervoltage. This dual-voltage specification is detailed in the "Detailed Description" and "Absolute Maximum Ratings" sections.
What is the reset timeout behavior of MAX6760TALTD0-T, and how does it differ from the D3 variant?
MAX6760TALTD0-T has a 20µs typical reset timeout period (D0 suffix), meaning UV/OV outputs deassert 20µs after VCC/VCC2 returns within window limits. In contrast, the D3 variant provides a 100ms minimum timeout. The D0 option enables rapid recovery from brief transients, while D3 prevents chatter during slow-ramping supplies - both are validated in the "Timing Characteristics" table of the datasheet.
MAX6760TALTD0-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 3.3V, 5V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 20µs Typical
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
MAX6760TALTD0-T FAQ
1.How can I place an order for MAX6760TALTD0-T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6760TALTD0-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6760TALTD0-T reliable?
The price and inventory of MAX6760TALTD0-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6760TALTD0-T is usually 5 days.
3.What payment methods are accepted for MAX6760TALTD0-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6760TALTD0-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6760TALTD0-T?
MAX6760TALTD0-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6760TALTD0-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6760TALTD0-T?
For technical support, including MAX6760TALTD0-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6760TALTD0-T requirements.
6.How does Aetrix verify that MAX6760TALTD0-T is sourced from the original manufacturer or authorized distributors?
All MAX6760TALTD0-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6760TALTD0-T meets industry standards.
7.What is the process for return or replacement of MAX6760TALTD0-T?
All MAX6760TALTD0-T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6760TALTD0-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6760TALTD0-T part is unused and in its original packaging.
Return procedure for MAX6760TALTD0-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6760TALTD0-T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
