My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6760TALTD3+
- Part No.:
- MAX6760TALTD3+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6760TALTD3+.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,845
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6760TALTD3+ from Maxim Integrated is a dual-voltage window detector IC designed to monitor undervoltage and overvoltage conditions on two independent power rails-VCC (5.0V nominal) and VCC2 (3.3V nominal)-with factory-trimmed thresholds, ±10% window tolerance, and 100ms minimum reset timeout. It features latched overvoltage output, manual reset input, push-pull UV/UV and open-drain OV outputs, and operates across -40°C to +125°C. It is used in automotive power management systems requiring fault-latched supervision of core and I/O supplies.
For engineers reviewing the MAX6760TALTD3+ datasheet, MAX6760TALTD3+ pinout, MAX6760TALTD3+ application, or MAX6760TALTD3+ equivalent, key selection considerations include its dual-rail monitoring capability, OVLATCH-controlled overvoltage latching, ±10% window setting via SET pin, 10μA supply current at 3.6V, and TDFN-8 package compatibility with AEC-Q100-compliant designs.
Technical Context
The MAX6760TALTD3+ implements two independent voltage comparators-one for VCC (5.0V nominal) and one for VCC2 (3.3V nominal)-each with programmable ±10% window via the SET pin tied to VCC. Its internal reference enables threshold accuracy of ±1.5% over temperature, and it asserts UV/UV when either rail falls below its undervoltage threshold or MR is pulled low.
It provides separate push-pull undervoltage outputs (UV/UV) and an open-drain overvoltage output (OV), with OV latching enabled by high logic on OVLATCH. The 100ms minimum timeout (D3 suffix) applies only to UV/UV deassertion after recovery; OV responds within 20μs and has no timeout delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Nominal Voltage | 5.0V - Monitored primary supply rail; device powered from this rail. |
| VCC2 Nominal Voltage | 3.3V - Second monitored supply; supports independent UV/OV detection. |
| Window Tolerance | ±10% - Set by connecting SET pin to VCC; defines OVTH = 1.1 × VNOM, UVTH = 0.9 × VNOM. |
| Reset Timeout Period | 100ms min - Guarantees UV/UV remains asserted ≥100ms after VCC/VCC2 recovery above UVTH. |
| Supply Current (ICC) | 13µA typ at 3.6V - Enables ultra-low-power supervision in always-on automotive modules. |
| Operating Temperature | -40°C to +125°C - Fully specified for under-hood automotive environments. |
| Output Types | UV/UV: push-pull; OV: open-drain - Allows flexible interface to µP NMI, latch circuits, or SCR drivers. |
Pinout & Package
MAX6760TALTD3+ is housed in an 8-pin TDFN package (3mm × 3mm, 0.75mm height) with exposed pad (EP) internally connected to GND. Pin 1 is marked by a dot; EP must be soldered to PCB ground for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - MR | Active-low manual reset input | Asserts UV/UV immediately; deassertion delayed by tMR_P = 100–320ms (D3). |
| 2 - OVLATCH | Overvoltage latch control | High = latch OV on any overvoltage; low = clear latch; high-impedance input requires external pull. |
| 3 - UV/UV | Undervoltage output | Push-pull, active-low; asserts when VCC < UVTH or VCC2 < UVTH2 or MR low. |
| 4 - OV | Overvoltage output | Open-drain, active-low; asserts when VCC > OVTH or VCC2 > OVTH2; latched if OVLATCH = high. |
| 5 - SET | Window tolerance select | Connected to VCC → ±10%; GND → ±5%; VCC/2 → ±15%. |
| 6 - VCC2 | Secondary monitored supply | Input for second detector; also powers device if VCC2 > VCC. |
| 7 - GND | Ground reference | Analog/digital common return; EP must connect to same net. |
| 8 - VCC | Primary supply & monitor rail | Powers device and serves as first monitored voltage (5.0V nominal). |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises 5.0V (VCC) and 3.3V (VCC2) rails with separate UV/OV thresholds and outputs. |
| Latched overvoltage output | OVLATCH pin enables persistent OV assertion until cleared-critical for fault logging and safety shutdown. |
| Factory-trimmed ±10% window | Eliminates external resistor networks; achieves ±1.5% threshold accuracy over -40°C to +125°C. |
| 100ms minimum reset timeout | Ensures stable µP reset hold time after brownout recovery, meeting automotive ASIL-B timing requirements. |
| Low 10μA quiescent current | Supports battery-backed systems and always-on vehicle modules without compromising runtime. |
| AEC-Q100 qualified | Qualified per /V automotive grade (this part uses +T RoHS suffix and matches /V thermal/reliability specs). |
Applications
| Automotive Power Rail Supervision | Industrial DC-DC Converter Monitoring |
|---|---|
Use Scenario: Monitoring 5V microcontroller core supply and 3.3V I/O supply in engine control units (ECUs) under transient load and cold-crank conditions. IC Role / Device Role / Timing Role: Dual-rail window detector providing latched OV fault signal and timed UV reset pulse to MCU NMI and reset pins. Use Value: Prevents erratic MCU operation during supply sags/spikes; OVLATCH ensures fault persistence for diagnostic capture before shutdown. | Use Scenario: Supervising input and output rails of isolated DC-DC converters in industrial PLC power modules. IC Role / Device Role / Timing Role: Independent UV/OV detection on primary (24V) and secondary (5V) sides, with manual reset for field service recovery. Use Value: Enables converter lockout on overvoltage while maintaining clean reset timing on undervoltage-no external timers or logic required. |
| Telecom Base Station Power Management | Server Board Voltage Sequencing Verification |
Use Scenario: Validating stable 12V backplane and 3.3V FPGA auxiliary rails in 5G radio unit power distribution networks. IC Role / Device Role / Timing Role: Dual-supply monitor asserting UV/UV on either rail failure, with OVLATCH holding OV state for BMS communication. Use Value: Meets ITU-T K.20 immunity requirements via 300ns transient rejection and eliminates false trips during hot-swap events. | Use Scenario: Verifying correct power-up sequence of CPU VDD (1.8V) and memory VDDQ (1.2V) on high-end server motherboards. IC Role / Device Role / Timing Role: Configured as dual-rail supervisor with SET = VCC to enforce ±10% windows; UV/UV triggers system-level alert on sequencing violation. Use Value: Replaces discrete comparator + RC timer solutions, reducing BOM count and layout area by >40%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage window detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TALTD3+ | Identical pinout, package, and electrical specs; differs only in output configuration: UV = active-high push-pull (vs. active-low in MAX6760). | Suitable where µP reset logic requires active-high assertion instead of active-low. | Select MAX6761TALTD3+ when interfacing with processors lacking active-low reset inputs or requiring inverted UV polarity. |
| TLV809EVD3DBVR | Single-supply (3.3V only), no VCC2 monitoring, no OVLATCH, SOT-23-5 package, 35μA ICC. | Limited to single-rail systems; lacks latching, dual-monitoring, and automotive temp range. | Use TLV809EVD3DBVR only for cost-sensitive, non-automotive, single-rail applications where latching and dual supervision are unnecessary. |
Compared with MAX6761TALTD3+, the MAX6760TALTD3+ provides active-low UV/UV ideal for direct connection to standard µP reset pins, while TLV809EVD3DBVR offers lower cost and smaller footprint but sacrifices dual-rail capability, latching, and extended temperature support.
Availability
MAX6760TALTD3+ is available at Aetrix Electronics and suitable for automotive ECUs, industrial DC-DC modules, telecom base station power systems, and server board supervision requiring stable component supply and long-term lifecycle assurance.
Supply support for MAX6760TALTD3+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for automotive, industrial, and communications markets, emphasizing reliability, integration, and low-power operation.
The MAX6760 series belongs to Maxim's high-reliability power-supply supervision product line, engineered specifically for dual-rail fault detection in AEC-Q100-compliant automotive and harsh-environment industrial systems.
FAQ
What is the function of the OVLATCH pin on the MAX6760TALTD3+?
The OVLATCH pin on the MAX6760TALTD3+ controls latching behavior of the OV output. When driven high, it latches OV in the asserted (low) state upon any overvoltage event on VCC or VCC2; driving it low clears the latch once voltages return to safe levels. This enables fault retention for diagnostics without external memory. The MAX6760TALTD3+ requires external pullup or pulldown since OVLATCH is high-impedance.
Does the MAX6760TALTD3+ monitor both VCC and VCC2 simultaneously?
Yes, the MAX6760TALTD3+ monitors VCC (5.0V nominal) and VCC2 (3.3V nominal) simultaneously and independently. Each rail has dedicated undervoltage and overvoltage comparators. An undervoltage or overvoltage condition on either rail asserts the corresponding UV/UV or OV output, enabling comprehensive dual-supply supervision in a single IC.
What does the "D3" suffix indicate in MAX6760TALTD3+?
The "D3" suffix in MAX6760TALTD3+ specifies a 100ms minimum reset timeout period for the UV/UV output. After VCC or VCC2 recovers above its undervoltage threshold, UV/UV remains asserted for at least 100ms (typ. 185ms, max. 320ms) before deasserting-ensuring reliable µP reset hold time. This contrasts with the "D0" option, which provides only 20μs propagation delay.
Can the MAX6760TALTD3+ operate with VCC below 1.4V?
The MAX6760TALTD3+ requires VCC ≥ 1.4V for accurate voltage monitoring, per datasheet Note 2. However, its outputs remain in the correct asserted/deasserted logic state down to VCC = 1.0V-enabling fail-safe behavior during deep brownouts. Below 1.0V, output states are not guaranteed, and the device ceases functional operation.
How is the ±10% window tolerance set on the MAX6760TALTD3+?
The ±10% window tolerance on the MAX6760TALTD3+ is set by connecting the SET pin to VCC. This configures OVTH = 1.1 × VNOM and UVTH = 0.9 × VNOM for both VCC (5.0V) and VCC2 (3.3V). No external resistors are needed-factory trimming ensures ±1.5% threshold accuracy over temperature, making the MAX6760TALTD3+ a fully integrated solution.
MAX6760TALTD3+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 3.3V, 5V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
MAX6760TALTD3+ FAQ
1.How can I place an order for MAX6760TALTD3+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6760TALTD3+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6760TALTD3+ reliable?
The price and inventory of MAX6760TALTD3+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6760TALTD3+ is usually 5 days.
3.What payment methods are accepted for MAX6760TALTD3+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6760TALTD3+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6760TALTD3+?
MAX6760TALTD3+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6760TALTD3+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6760TALTD3+?
For technical support, including MAX6760TALTD3+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6760TALTD3+ requirements.
6.How does Aetrix verify that MAX6760TALTD3+ is sourced from the original manufacturer or authorized distributors?
All MAX6760TALTD3+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6760TALTD3+ meets industry standards.
7.What is the process for return or replacement of MAX6760TALTD3+?
All MAX6760TALTD3+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6760TALTD3+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6760TALTD3+ part is unused and in its original packaging.
Return procedure for MAX6760TALTD3+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6760TALTD3+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
