My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6760TATWD3
- Part No.:
- MAX6760TATWD3
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6760TATWD3.pdf
- Description:
- MAX6760 LOW-POWER, DUAL-VOLTAGE
- Quantity:
- Payment:
- Shipping:
Inventory:450
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6760TATWD3 from Maxim Integrated is a dual-voltage window detector IC that monitors both VCC (3.3V nominal) and VCC2 (1.8V nominal) for undervoltage/overvoltage conditions, with ±10% window tolerance, 100ms minimum reset timeout, open-drain UV/OV outputs, latched OV function, and manual reset input. It operates from -40°C to +125°C and draws only 13µA supply current, used in microprocessor power supervision for telecom and automotive systems.
For engineers reviewing the MAX6760TATWD3 datasheet, MAX6760TATWD3 pinout, MAX6760TATWD3 application, or MAX6760TATWD3 equivalent, this page delivers verified electrical specs, thermal performance, latch control behavior, dual-threshold timing, and real-world design implications - not generic voltage monitor descriptions.
Technical Context
The MAX6760TATWD3 implements two independent precision comparators with internal reference and hysteresis (0.7%), monitoring VCC at 3.3V ±10% (UVTH = 2.97V, OVTH = 3.63V) and VCC2 at 1.8V ±10% (UVTH2 = 1.62V, OVTH2 = 1.98V). Its OVLATCH pin enables persistent overvoltage fault reporting until cleared externally.
It features factory-trimmed thresholds, 100ms reset timeout (D3 option), push-pull MR input with 26kΩ internal pullup, and open-drain UV/OV outputs rated for 100µA sink at VCC ≥ 1.0V. Outputs remain valid down to VCC = 1.0V, supporting brownout detection during power ramp-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Monitoring | 3.3V nominal with ±10% window (UVTH = 2.97V, OVTH = 3.63V at TA = -40°C to +125°C) |
| VCC2 Monitoring | 1.8V nominal with ±10% window (UVTH2 = 1.62V, OVTH2 = 1.98V at TA = -40°C to +125°C) |
| Reset Timeout | 100ms minimum (D3 suffix); ensures stable µP reset after power recovery |
| Supply Current | 13µA typical at VCC = 3.6V; enables always-on supervision in low-power systems |
| Operating Temp | -40°C to +125°C; qualified for under-hood automotive and industrial environments |
| Output Type | Open-drain UV and OV; supports wired-OR fault bus and level-shifting interfaces |
| OVLATCH Function | Latches OV output on overvoltage event; requires external low pulse to clear |
Pinout & Package
MAX6760TATWD3 is housed in an 8-pin TDFN-EP package (3mm × 3mm, 0.75mm height) with exposed pad connected to GND for thermal and EMI performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VCC | Power Input / Primary Monitor Voltage | Powers device and serves as first monitored rail (3.3V nominal); outputs valid down to 1.0V |
| 2 - GND | Ground Reference | Common return for all analog/digital circuitry; EP pad must be soldered to PCB ground plane |
| 3 - VCC2 | Secondary Monitor Voltage Input | Second monitored rail (1.8V nominal); also powers device when VCC2 > VCC |
| 4 - UV | Undervoltage Output | Active-low open-drain output asserting when VCC or VCC2 falls below UVTH/UVTH2 |
| 5 - OV | Overvoltage Output | Active-low open-drain output asserting when VCC or VCC2 exceeds OVTH/OVTH2; latched via OVLATCH |
| 6 - MR | Manual Reset Input | Active-low input with 26kΩ internal pullup; asserts UV/OV for ≥4µs pulse, propagates with D3 delay |
| 7 - OVLATCH | Overvoltage Latch Control | High-impedance input; high = latch OV, low = clear latch, GND = transparent mode |
| 8 - SET | Window Threshold Select | Connected to VCC for ±10% window; determines hysteresis width for both VCC and VCC2 detectors |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises core (VCC2 = 1.8V) and I/O (VCC = 3.3V) rails without external components |
| Latched overvoltage reporting | OVLATCH pin enables fault persistence across power cycles - critical for safety-critical diagnostics |
| 100ms reset timeout (D3) | Guarantees µP reset hold time meets ARM/Cortex boot requirements after power stabilization |
| ±10% window tolerance (SET = VCC) | Reduces BOM count by eliminating external resistor dividers while maintaining ±33mV accuracy at 3.3V |
| Low 13µA quiescent current | Enables continuous supervision in battery-backed systems with <1mAh/year standby drain |
| Automotive-grade temperature range | Validated operation from -40°C to +125°C supports engine control unit (ECU) and ADAS power domains |
Applications
| Microprocessor Power Supervision | Automotive ECU Power Monitoring |
|---|---|
|
Use Scenario: Monitoring 3.3V I/O and 1.8V core supplies of an ARM-based controller during cold cranking and load dump events. IC Role / Device Role / Timing Role: Dual-rail window detector providing independent UV/OV flags with latched OV for fault logging and 100ms reset assertion. Use Value: Prevents firmware execution during unstable power by holding RESET until both rails stabilize within ±10% for ≥100ms. |
Use Scenario: Supervising dual DC-DC outputs in an automotive body control module exposed to -40°C ambient and 125°C under-hood temperatures. IC Role / Device Role / Timing Role: High-temp window detector with OVLATCH enabling diagnostic freeze-frame capture of overvoltage transients on 12V-derived rails. Use Value: Eliminates need for external latching logic; allows ECU to record fault codes before power collapse during load dump. |
| Industrial PLC I/O Module | Telecom Line Card Power Integrity |
|
Use Scenario: Ensuring clean startup and brownout immunity for FPGA-configured I/O banks powered by isolated 3.3V/1.8V supplies. IC Role / Device Role / Timing Role: Dual-supply supervisor with manual reset (MR) and open-drain outputs compatible with 3.3V/5V backplane signaling. Use Value: Open-drain UV/OV outputs interface directly to FPGA GPIO with no level shifters; MR supports field-service reset. |
Use Scenario: Detecting undervoltage on redundant 3.3V bias rails in optical line terminal (OLT) cards where power loss must trigger failover within 100ms. IC Role / Device Role / Timing Role: Precision window detector with guaranteed 100ms timeout and ±10% threshold accuracy across full temp range. Use Value: Meets GR-1089-CORE transient immunity requirements by rejecting sub-20µs glitches while asserting on sustained faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage window detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TATWD3 | Same pinout, identical VCC/VCC2 thresholds and timing, but push-pull UV output instead of open-drain | Requires no external pullup; unsuitable for wired-OR fault buses or mixed-voltage signaling | Select when driving CMOS inputs directly and fault-bus sharing is unnecessary |
| TLV809E33DBZR | Single 3.3V supervisor only; no VCC2 monitoring, no OVLATCH, no manual reset, SOT23-3 package | Cannot replace dual-rail functionality; lacks latch, timeout control, and secondary rail support | Only viable for cost-sensitive single-rail applications where MAX6760TATWD3 features are unused |
Compared with MAX6761TATWD3, the MAX6760TATWD3 provides open-drain flexibility for system-level fault aggregation; compared with TLV809E33DBZR, it delivers complete dual-rail supervision with latch and reset control - making it irreplaceable in multi-rail safety-critical designs.
Availability
MAX6760TATWD3 is available at Aetrix Electronics and suitable for automotive ECUs, industrial PLCs, and telecom line cards requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX6760TATWD3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for demanding industrial, automotive, and communications applications.
The MAX6760TATWD3 belongs to the MAX6754–MAX6764 family of low-power window detectors engineered specifically for dual-rail microprocessor power supervision with latch capability and extended temperature operation.
FAQ
What is the exact undervoltage and overvoltage threshold for VCC on the MAX6760TATWD3?
The MAX6760TATWD3 monitors VCC at 3.3V nominal with ±10% window tolerance. Its VCC undervoltage threshold (UVTH) is 2.97V and overvoltage threshold (OVTH) is 3.63V, specified over -40°C to +125°C. These values derive from the 'TA' suffix (3.3V) and 'W' suffix (1.8V for VCC2), with SET = VCC selecting ±10%. The MAX6760TATWD3 datasheet confirms these limits in Table 2 and Electrical Characteristics.
Does the MAX6760TATWD3 support latching of the undervoltage output?
No, the MAX6760TATWD3 does not latch the undervoltage (UV) output. Only the overvoltage (OV) output is latched via the OVLATCH pin. When an overvoltage condition occurs on VCC or VCC2, OV asserts low and remains latched until OVLATCH is driven low. UV deasserts immediately upon voltage recovery, with no latch function. This behavior is explicitly defined in the MAX6760TATWD3 functional diagram and Applications Information section.
What is the purpose of the SET pin on the MAX6760TATWD3, and how should it be configured?
The SET pin on the MAX6760TATWD3 selects the window tolerance for both VCC and VCC2 thresholds: connect to GND for ±5%, to VCC for ±10%, or bias to VCC/2 for ±15%. For MAX6760TATWD3, the 'T' and 'W' suffixes indicate 3.3V and 1.8V nominal voltages, and the 'T' in the part number confirms SET = VCC configuration. This sets UVTH = 2.97V / OVTH = 3.63V and UVTH2 = 1.62V / OVTH2 = 1.98V - all verified in the MAX6760TATWD3 Electrical Characteristics table.
Can the MAX6760TATWD3 operate with VCC below 1.4V?
Yes, the MAX6760TATWD3 maintains correct output logic states down to VCC = 1.0V, though voltage monitoring functionality requires VCC ≥ 1.4V per datasheet Note 2. Below 1.4V, UV and OV outputs remain asserted in their last valid state, enabling brownout detection during power-down sequences. This behavior is guaranteed across -40°C to +125°C and is a key feature distinguishing the MAX6760TATWD3 from standard supervisors.
What package type and footprint does the MAX6760TATWD3 use?
The MAX6760TATWD3 uses an 8-pin TDFN-EP package (3mm × 3mm, 0.75mm height) with exposed pad. Pin 1 is VCC, pin 2 is GND, pin 3 is VCC2, and the exposed pad (EP) is internally connected to GND and must be soldered to the PCB ground plane for thermal dissipation and noise immunity. This package is confirmed in the MAX6760TATWD3 Ordering Information table and Pin Configurations section.
MAX6760TATWD3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.8V, 3.3V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN-EP (3x3)
MAX6760TATWD3 FAQ
1.How can I place an order for MAX6760TATWD3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6760TATWD3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6760TATWD3 reliable?
The price and inventory of MAX6760TATWD3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6760TATWD3 is usually 5 days.
3.What payment methods are accepted for MAX6760TATWD3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6760TATWD3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6760TATWD3?
MAX6760TATWD3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6760TATWD3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6760TATWD3?
For technical support, including MAX6760TATWD3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6760TATWD3 requirements.
6.How does Aetrix verify that MAX6760TATWD3 is sourced from the original manufacturer or authorized distributors?
All MAX6760TATWD3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6760TATWD3 meets industry standards.
7.What is the process for return or replacement of MAX6760TATWD3?
All MAX6760TATWD3 units undergo pre-shipment inspection (PSI). If there is an issue with MAX6760TATWD3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6760TATWD3 part is unused and in its original packaging.
Return procedure for MAX6760TATWD3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6760TATWD3 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
