My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6760TAZWD3+
- Part No.:
- MAX6760TAZWD3+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6760TAZWD3+.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,089
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6760TAZWD3+ from Maxim Integrated is a dual-voltage window detector IC designed to monitor undervoltage and overvoltage conditions on two independent power rails-VCC (3.3V nominal) and VCC2 (1.8V nominal)-with factory-trimmed thresholds, ±15% window select via SET pin, 100ms minimum reset timeout (D3), latched overvoltage output, and manual reset input. It operates from -40°C to +125°C in automotive-grade TDFN-8 packaging and is used in DC-DC converter modules and microprocessor power supervision.
For engineers reviewing the MAX6760TAZWD3+ datasheet, MAX6760TAZWD3+ pinout, MAX6760TAZWD3+ application, or MAX6760TAZWD3+ equivalent, key selection considerations include dual-rail monitoring capability, latched OV output behavior, VCC/VCC2 threshold pairing (T = 3.3V / W = 1.8V), ±15% window configuration, and AEC-Q100 qualification for automotive use.
Technical Context
The MAX6760TAZWD3+ implements two independent voltage comparators with internal precision reference and hysteresis (0.7%), supporting simultaneous monitoring of VCC (3.3V) and VCC2 (1.8V) with factory-set thresholds. Its OVLATCH pin enables persistent overvoltage fault signaling until cleared externally, while MR provides active-low manual reset with 300ns propagation delay and 100ms–320ms timeout recovery.
It uses BiCMOS process technology, supports push-pull and open-drain output configurations per function (UV, OV, RESET), and maintains valid outputs down to VCC ≥ 1.0V. The SET pin selects ±5%, ±10%, or ±15% window width by connecting to GND, VCC, or VCC/2 respectively.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Nominal Voltage | 3.3V - primary supply monitored; UVTH = 2.970–3.135V (falling), OVTH = 3.465–3.630V (rising) |
| VCC2 Nominal Voltage | 1.8V - secondary supply monitored; UVTH2 = 1.620–1.710V (falling), OVTH2 = 1.890–1.980V (rising) |
| Window Select Accuracy | ±15% - achieved when SET biased to VCC/2; enables robust tolerance against rail variation and aging |
| Reset Timeout Period | 100ms min (D3 suffix) - ensures stable system reset after power recovery before releasing µP reset signal |
| Supply Current | 13–30µA at VCC = 3.6V - ultra-low quiescent current enables use in always-on automotive subsystems |
| Operating Temperature | -40°C to +125°C - qualified for under-hood automotive applications and industrial embedded systems |
| Output Configuration | UV: active-low push-pull; OV: active-low open-drain; OVLATCH: high-impedance digital control input |
Pinout & Package
MAX6760TAZWD3+ is housed in an 8-pin TDFN package (3mm × 3mm, 0.75mm height) with exposed pad (EP) internally connected to GND. Pin 1 is MR, Pin 2 is OVLATCH, Pin 3 is UV, Pin 4 is OV, Pin 5 is SET, Pin 6 is VCC2, Pin 7 is GND, Pin 8 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - MR | Active-low manual reset input | Asserts UV and OV outputs immediately; deassertion delayed by tMR_P (100–320ms); internally pulled up to VCC via 26kΩ |
| 2 - OVLATCH | Overvoltage latch enable control | High = latch OV output during overvoltage event; low = clear latch; high-impedance input requiring external pullup/pulldown |
| 3 - UV | Undervoltage output | Active-low push-pull; asserts when VCC or VCC2 falls below respective UVTH; no timeout delay |
| 4 - OV | Overvoltage output | Active-low open-drain; asserts when VCC or VCC2 exceeds respective OVTH; latched if OVLATCH = high |
| 5 - SET | Window threshold select | Bias to VCC/2 for ±15% window; determines hysteresis width without external components |
| 6 - VCC2 | Secondary monitored supply input | Monitored rail (1.8V nominal); powers internal circuitry only when VCC2 > VCC; supports adjustable threshold via external divider |
| 7 - GND | Ground reference | Common return for all analog and digital functions; EP must be connected to GND for thermal and EMI performance |
| 8 - VCC | Primary monitored supply input | 3.3V nominal rail; powers device and serves as primary voltage monitor; requires 0.1µF bypass capacitor to GND |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises VCC (3.3V) and VCC2 (1.8V) with separate UV/OV thresholds and outputs |
| Latched overvoltage output | OVLATCH pin enables persistent fault indication until cleared-critical for safety-critical automotive diagnostics |
| Factory-trimmed ±15% window | SET pin biased to VCC/2 configures precise ±15% hysteresis without external resistors or calibration |
| 100ms minimum reset timeout | D3 suffix guarantees ≥100ms reset assertion after UV recovery, preventing premature µP boot in noisy environments |
| AEC-Q100 qualified | Qualified for automotive applications per AEC-Q100 Rev H; supports extended temperature and reliability requirements |
| Low 10µA typical supply current | Enables integration into always-on domains (e.g., CAN wake-up circuits) without compromising battery life |
Applications
| Automotive Power Rail Monitoring | Industrial DC-DC Converter Supervision |
|---|---|
Use Scenario: Monitoring core (1.8V) and I/O (3.3V) supplies in ADAS domain controllers under engine start-stop and load-dump conditions. IC Role / Device Role / Timing Role: Dual-rail window detector providing independent UV/OV status and latched OV fault reporting for ASIL-B diagnostic coverage. Use Value: Eliminates need for discrete comparators and logic; ±15% window accommodates wide temperature drift of automotive rails. | Use Scenario: Ensuring safe startup and fault response in isolated 3.3V/1.8V DC-DC modules powering FPGA I/O banks and core logic. IC Role / Device Role / Timing Role: Primary power supervisor asserting reset and latched OV signals to enable/disable downstream converters and trigger fault logging. Use Value: 100ms D3 timeout prevents false resets during transient brownouts; OVLATCH enables fault persistence across power cycles. |
| Telecom Base Station Power Management | Server CPU Voltage Sequencing |
Use Scenario: Supervising redundant 3.3V and 1.8V bias rails in 5G remote radio units operating at -40°C to +85°C ambient. IC Role / Device Role / Timing Role: Dual-supply monitor with manual reset (MR) and latch control (OVLATCH) for field-serviceable hot-swap operation. Use Value: TDFN-8 package saves PCB area vs. SOIC; -40°C to +125°C rating ensures reliability in sealed outdoor enclosures. | Use Scenario: Validating proper sequencing and stability of CPU core (1.8V) and I/O (3.3V) voltages during server motherboard power-on self-test (POST). IC Role / Device Role / Timing Role: Window detector generating synchronized UV/OV flags to BMC firmware for real-time rail health assessment. Use Value: Push-pull UV + open-drain OV outputs interface directly to BMC GPIOs without level-shifting or pull-up resistors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage window detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TAZWD3+ | Same pinout, identical VCC/VCC2 thresholds (3.3V/1.8V), same D3 timeout and ±15% window-but provides active-high UV output instead of active-low | Requires inverted logic handling in host firmware or external inverter; otherwise drop-in for non-latched OV use cases | Select when system design expects high-active undervoltage signaling or when OVLATCH functionality is unused |
| TLV809E33DBZR | Single-channel 3.3V supervisor (no VCC2 monitoring), no OVLATCH, no SET-adjustable window, SOT-23-3 package, 200ms reset timeout | Only monitors VCC; lacks dual-rail capability, latch, and window flexibility-suitable only for simplified single-rail systems | Choose only if cost and footprint are critical and dual-rail supervision is unnecessary |
Compared with MAX6761TAZWD3+, the MAX6760TAZWD3+ offers active-low UV for direct compatibility with standard µP reset inputs, while TLV809E33DBZR sacrifices dual monitoring and configurability for lower cost and smaller size in single-rail applications.
Availability
MAX6760TAZWD3+ is available at Aetrix Electronics and suitable for automotive power rail monitoring, industrial DC-DC converter supervision, and telecom base station power management requiring stable component supply across extended temperature and long lifecycle programs.
Supply support for MAX6760TAZWD3+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, automotive, and communications applications.
The MAX6760TAZWD3+ belongs to the MAX6754–MAX6764 family of low-power window detectors, engineered specifically for dual-rail power supervision in automotive and industrial systems where reliability, latch capability, and wide-temperature operation are essential.
FAQ
What is the exact VCC and VCC2 voltage threshold range for MAX6760TAZWD3+?
The MAX6760TAZWD3+ has factory-trimmed thresholds: VCC (3.3V nominal) UVTH = 2.970–3.135V (falling), OVTH = 3.465–3.630V (rising); VCC2 (1.8V nominal) UVTH2 = 1.620–1.710V (falling), OVTH2 = 1.890–1.980V (rising). These values are guaranteed over -40°C to +125°C and reflect ±15% window accuracy when SET is biased to VCC/2.
Does MAX6760TAZWD3+ support latched overvoltage detection, and how is it controlled?
Yes, MAX6760TAZWD3+ supports latched overvoltage detection via the OVLATCH pin. When OVLATCH is driven high, the OV output remains asserted after an overvoltage event until OVLATCH is pulled low. If OVLATCH is tied to GND, the OV output becomes transparent (non-latched). This feature is critical for fault logging in automotive ECUs where persistent fault indication is required.
What package type and pin count does MAX6760TAZWD3+ use, and is the exposed pad connected?
MAX6760TAZWD3+ uses an 8-pin TDFN package (3mm × 3mm, 0.75mm height) with exposed pad (EP). The EP is internally connected to GND and must be soldered to a GND plane on the PCB for optimal thermal performance, EMI suppression, and mechanical reliability-per Maxim's recommended layout guidelines.
Is MAX6760TAZWD3+ AEC-Q100 qualified, and what grade does it meet?
Yes, MAX6760TAZWD3+ is AEC-Q100 qualified. The "/V" suffix denotes automotive qualification; although not present in this specific part number, the MAX6760TAZWD3+ is manufactured and tested to AEC-Q100 Grade 1 (-40°C to +125°C) standards per Maxim's product documentation and automotive release data-making it suitable for under-hood and body-control module applications.
How does the SET pin configure the window width on MAX6760TAZWD3+?
On MAX6760TAZWD3+, the SET pin configures window width as follows: connect SET to GND for ±5%, to VCC for ±10%, or bias to VCC/2 (e.g., using resistor divider) for ±15%. This selection applies identically to both VCC and VCC2 thresholds and requires no external trimming components-enabling rapid design-in and consistent hysteresis across temperature and voltage.
MAX6760TAZWD3+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.8V, 2.5V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
MAX6760TAZWD3+ FAQ
1.How can I place an order for MAX6760TAZWD3+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6760TAZWD3+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6760TAZWD3+ reliable?
The price and inventory of MAX6760TAZWD3+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6760TAZWD3+ is usually 5 days.
3.What payment methods are accepted for MAX6760TAZWD3+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6760TAZWD3+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6760TAZWD3+?
MAX6760TAZWD3+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6760TAZWD3+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6760TAZWD3+?
For technical support, including MAX6760TAZWD3+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6760TAZWD3+ requirements.
6.How does Aetrix verify that MAX6760TAZWD3+ is sourced from the original manufacturer or authorized distributors?
All MAX6760TAZWD3+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6760TAZWD3+ meets industry standards.
7.What is the process for return or replacement of MAX6760TAZWD3+?
All MAX6760TAZWD3+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6760TAZWD3+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6760TAZWD3+ part is unused and in its original packaging.
Return procedure for MAX6760TAZWD3+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6760TAZWD3+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
