My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6762TALTD3+T
- Part No.:
- MAX6762TALTD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6762TALTD3+T.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:13,299
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6762TALTD3+T from Analog Devices is a dual-voltage window detector IC that monitors both VCC (3.3V nominal) and VCC2 (adjustable down to 0.9V) for undervoltage/overvoltage conditions, featuring independent open-drain UV/OV outputs, latched OV output, manual reset input, and 100ms minimum reset timeout. It operates from -40°C to +125°C and draws only 13µA typical supply current.
For engineers reviewing the MAX6762TALTD3+T datasheet, MAX6762TALTD3+T pinout, MAX6762TALTD3+T application, or MAX6762TALTD3+T equivalent, this device supports critical power-rail supervision in automotive, telecom, and industrial embedded systems where dual-supply integrity and latch-on-fault behavior are required.
Technical Context
The MAX6762TALTD3+T implements two independent voltage comparators with factory-trimmed thresholds for VCC (3.3V) and externally adjustable thresholds for VCC2 (via resistor divider to 0.4255V reference), supporting ±5%/±10%/±15% window selection via SET pin. It features latched overvoltage output controlled by OVLATCH pin and a manual reset input with 4µs minimum pulse width.
Its dual-monitor architecture asserts UV when either VCC falls below UVTH or VCC2 falls below UVTH2, and asserts OV when either exceeds its respective OVTH or OVTH2 - with OV output remaining latched until cleared via OVLATCH. The 100ms timeout applies only to RESET/UV deassertion after recovery; OV has no timeout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Nominal Voltage | 3.3V - factory-trimmed primary supply monitoring rail |
| VCC2 Monitoring Range | Adjustable from 0.9V to 3.3V - set via external resistor divider to internal 0.4255V reference |
| Window Tolerance Options | ±5%, ±10%, ±15% - selected by SET pin voltage (GND/VCC/VCC/2) |
| Reset Timeout Period | 100ms minimum - ensures stable microprocessor reset after power recovery |
| Supply Current (ICC) | 13µA typical at 3.6V - enables ultra-low-power system supervision |
| Operating Temperature | -40°C to +125°C - qualified for automotive and industrial environments |
| Output Configuration | Open-drain UV and OV - allows wired-OR logic and flexible pull-up voltage selection |
Pinout & Package
MAX6762TALTD3+T is housed in an 8-pin TDFN package (package code T833+2, outline 21-0137) with exposed pad connected to GND. Thermal resistance θJA is 41°C/W on multilayer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - MR | Active-low manual reset input | Asserts UV output when pulled low; internally pulled up to VCC via 26kΩ resistor; requires ≥4µs pulse width |
| 2 - OVLATCH | Overvoltage latch control | High = latch OV output on fault; low = clear latch; high-impedance input requiring external pullup/pulldown |
| 3 - UV | Active-low undervoltage output | Open-drain output asserted when VCC < UVTH or VCC2 < UVTH2; deasserts after 100ms timeout on recovery |
| 4 - OV | Active-low overvoltage output | Open-drain output asserted when VCC > OVTH or VCC2 > OVTH2; latched until OVLATCH is driven low |
| 5 - SET | Window tolerance select | Connect to GND (±5%), VCC (±10%), or VCC/2 (±15%) to configure detection window |
| 6 - VCC2 | Secondary monitored supply input | Input for second voltage rail; also powers device if VCC2 > VCC; supports adjustable threshold monitoring |
| 7 - GND | Ground reference | Analog and digital ground common node; exposed pad (Pin 8) must be connected to GND for thermal and electrical performance |
| 8 - VCC | Primary supply input & monitor | Powers device and serves as first monitored rail (3.3V nominal); bypass with 0.1µF capacitor to GND |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises VCC (3.3V fixed) and VCC2 (0.9–3.3V adjustable), enabling core/I/O rail integrity checks in SoC and MCU systems |
| Latched overvoltage output | OVLATCH pin provides fail-safe fault capture - OV remains asserted until explicitly cleared, preventing missed fault events in noisy environments |
| Factory-trimmed ±5%/±10%/±15% window | SET pin configures hysteresis without external components, simplifying BOM and layout while ensuring accurate window detection |
| 100ms reset timeout with manual reset | Guarantees sufficient reset hold time for microprocessors after brownout recovery; MR input allows system-initiated reset independent of supply state |
| Ultra-low 13µA supply current | Minimizes standby power impact in battery-backed or energy-constrained applications such as telematics and remote sensors |
Applications
| Telecom Power Management | Automotive ADAS ECU |
|---|---|
Use Scenario: Supervising dual DC-DC converter outputs (3.3V I/O and 1.8V core) in 5G base station backplane modules. IC Role / Device Role / Timing Role: Dual-rail window detector with latched OV output ensures immediate fault isolation and prevents cascading failures during transient overvoltage events. Use Value: Eliminates need for discrete comparator + latch circuit, reducing component count by 4+ parts while guaranteeing <300ns propagation delay on OV assertion. | Use Scenario: Monitoring 3.3V sensor interface and 1.2V vision processor rails in camera ECU under ASIL-B requirements. IC Role / Device Role / Timing Role: Provides independent UV/OV detection per rail with latch-on-fault behavior, meeting ISO 26262 diagnostic coverage for power supply monitoring. Use Value: Enables fault logging via latched OV signal before system shutdown, supporting root-cause analysis without external memory or microcontroller intervention. |
| Industrial PLC I/O Module | Server BMC Power Sequencing |
Use Scenario: Validating 3.3V communication bus and 2.5V FPGA configuration voltage in modular programmable logic controllers. IC Role / Device Role / Timing Role: Dual-supply supervisor with manual reset input coordinates safe reinitialization after field-induced brownouts. Use Value: 100ms timeout ensures FPGA configuration stability; MR pin allows PLC controller to force synchronized reset across multiple modules. | Use Scenario: Verifying pre-power-up readiness of 3.3V management controller and 1.8V SPI flash rails in server baseboard management controllers. IC Role / Device Role / Timing Role: Window detector enforces strict sequencing - OV latch halts boot process on overvoltage, preventing flash corruption. Use Value: Open-drain outputs interface directly with BMC GPIOs; ±5% window setting via SET pin eliminates calibration overhead in high-volume manufacturing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage window detection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TALTD3+T | Identical pinout and electrical specs, but features active-high UV output instead of active-low | Suitable when system logic requires high-true undervoltage signaling without external inverters | Select MAX6761TALTD3+T only if UV polarity must be active-high; otherwise MAX6762TALTD3+T provides direct compatibility with standard open-drain reset architectures |
| TPS3808G33DBVR | Single-supply (3.3V only), no VCC2 input or OVLATCH; 200ms timeout; push-pull RESET output | Lacks dual-rail monitoring and latch functionality - limited to basic single-rail reset generation | Choose TPS3808G33DBVR only for cost-sensitive, single-rail applications where latch-on-fault and secondary rail supervision are unnecessary |
Compared with MAX6761TALTD3+T and TPS3808G33DBVR, the MAX6762TALTD3+T uniquely delivers dual-rail supervision with latched OV output and SET-configurable window tolerance - essential for fault-tolerant systems requiring deterministic response to multi-rail power anomalies.
Availability
MAX6762TALTD3+T is available at Aetrix Electronics and suitable for automotive ADAS ECUs, telecom power modules, industrial PLCs, and server BMC designs requiring stable component supply with guaranteed long-term availability.
Supply support for MAX6762TALTD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and automotive markets.
The MAX6762TALTD3+T belongs to the MAX6754–MAX6764 family of low-power window detectors, designed specifically for robust dual-rail power supply supervision in harsh environments with extended temperature operation and latch-on-fault capability.
FAQ
What is the function of the OVLATCH pin on the MAX6762TALTD3+T?
The OVLATCH pin on the MAX6762TALTD3+T controls latching behavior of the OV output. When driven high, it latches the OV output upon any overvoltage event on VCC or VCC2; when driven low, it clears the latch after overvoltage conditions are removed. The MAX6762TALTD3+T requires external pullup or pulldown since OVLATCH is high-impedance.
Does the MAX6762TALTD3+T monitor both VCC and VCC2 simultaneously?
Yes, the MAX6762TALTD3+T monitors both VCC and VCC2 simultaneously. VCC is fixed at 3.3V nominal with factory-trimmed thresholds, while VCC2 supports adjustable monitoring from 0.9V to 3.3V using an external resistor divider to the internal 0.4255V reference. The MAX6762TALTD3+T asserts UV if either rail falls below its UVTH or UVTH2, and OV if either exceeds its OVTH or OVTH2.
What timeout period does the MAX6762TALTD3+T provide, and how is it selected?
The MAX6762TALTD3+T provides a 100ms minimum reset timeout period, indicated by the 'D3' suffix in the part number. This timeout applies to UV and RESET deassertion after supply recovery. No external components are needed - the D3 option is factory-configured. The MAX6762TALTD3+T does not apply timeout to the OV output, which remains latched until cleared via OVLATCH.
Can the MAX6762TALTD3+T operate with VCC below 3.3V?
Yes, the MAX6762TALTD3+T operates with VCC as low as 1.0V, though voltage monitoring functionality requires VCC ≥ 1.4V per datasheet specifications. Outputs remain asserted in correct logic state down to VCC = 1.0V, ensuring fail-safe behavior during deep brownout. The MAX6762TALTD3+T maintains full specification compliance across -40°C to +125°C.
How is the window tolerance (±5%/±10%/±15%) configured on the MAX6762TALTD3+T?
The window tolerance on the MAX6762TALTD3+T is configured via the SET pin: connect SET to GND for ±5%, to VCC for ±10%, or bias SET to VCC/2 (e.g., using resistor divider) for ±15%. This selection applies identically to both VCC and VCC2 detection windows. The MAX6762TALTD3+T does not require trimming resistors or calibration - all thresholds are factory-trimmed.
MAX6762TALTD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 3.3V, 5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
MAX6762TALTD3+T FAQ
1.How can I place an order for MAX6762TALTD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6762TALTD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6762TALTD3+T reliable?
The price and inventory of MAX6762TALTD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6762TALTD3+T is usually 5 days.
3.What payment methods are accepted for MAX6762TALTD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6762TALTD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6762TALTD3+T?
MAX6762TALTD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6762TALTD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6762TALTD3+T?
For technical support, including MAX6762TALTD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6762TALTD3+T requirements.
6.How does Aetrix verify that MAX6762TALTD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6762TALTD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6762TALTD3+T meets industry standards.
7.What is the process for return or replacement of MAX6762TALTD3+T?
All MAX6762TALTD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6762TALTD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6762TALTD3+T part is unused and in its original packaging.
Return procedure for MAX6762TALTD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6762TALTD3+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
