My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6762TAWED0
- Part No.:
- MAX6762TAWED0
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6762TAWED0.pdf
- Description:
- MAX6762 LOW-POWER, SINGLE/DUAL-V
- Quantity:
- Payment:
- Shipping:
Inventory:1,711
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6762TAWED0 from Maxim Integrated is a dual-voltage window detector IC designed to monitor undervoltage and overvoltage conditions on two independent power rails-VCC (1.8V nominal) and VCC2 (adjustable down to 0.9V). It features independent open-drain UV and OV outputs, latched overvoltage response, manual reset input, ±5%/±10%/±15% selectable window tolerance, and 100ms minimum reset timeout. Used in microprocessor power supervision for telecom and industrial embedded systems.
For engineers reviewing the MAX6762TAWED0 datasheet, MAX6762TAWED0 pinout, MAX6762TAWED0 application, or MAX6762TAWED0 equivalent, this page delivers verified electrical specs, dual-supply monitoring context, TDFN-8 package layout, latch-enabled OV behavior, and direct alternatives with documented threshold and timing differences.
Technical Context
The MAX6762TAWED0 implements dual independent voltage comparators with factory-trimmed thresholds for VCC (1.8V nominal) and externally adjustable VCC2 (via resistor divider to 0.4255V reference), supporting ±5%, ±10%, or ±15% window hysteresis selected by the SET pin. Its latched OV output remains asserted until cleared via OVLATCH, distinguishing it from non-latching variants.
It operates across -40°C to +125°C with 13µA typical supply current at 3.6V, supports VCC as low as 1.0V while maintaining valid outputs, and provides 20µs propagation delay for MR-triggered events and 100ms minimum timeout for automatic reset recovery after UV/OV clearance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Nominal Threshold | 1.8V ±5% (W suffix), fixed internal reference for primary rail monitoring |
| VCC2 Monitoring Range | Adjustable from 0.9V to 3.3V using external resistor divider (AA/TA/RA/etc. suffix) |
| Reset Timeout Period | 100ms minimum (D3 suffix), ensures stable system restart after supply recovery |
| Supply Current (ICC) | 13µA typ at 3.6V, enables ultra-low-power always-on supervision in battery-backed systems |
| Operating Temperature | -40°C to +125°C, qualified for automotive under-hood and industrial control environments |
| Output Configuration | Open-drain UV and OV outputs, enabling wired-OR logic and flexible pull-up voltage selection |
| OV Latch Function | OVLATCH pin controls persistent OV assertion-critical for fault logging and safety interlocks |
Pinout & Package
MAX6762TAWED0 is housed in an 8-pin TDFN package (3mm × 3mm, 0.75mm height) with exposed pad (EP) internally connected to GND. Pin 1 is marked by a dot; EP must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VCC | Power Input & Primary Monitor Rail | Powers device and serves as first monitored voltage (1.8V nominal); valid outputs down to VCC = 1.0V |
| 2 - GND | Ground Reference | Analog/digital common return; EP is internally tied to this node |
| 3 - OVLATCH | Overvoltage Latch Control | High-impedance input: high = latch OV, low = clear latch, GND = transparent mode |
| 4 - VCC2 | Secondary Monitor Rail Input | Accepts externally scaled voltage (e.g., 0.4255V) to set adjustable VCC2 threshold (0.9V–3.3V) |
| 5 - MR | Active-Low Manual Reset | Internally pulled up to VCC (26kΩ); 4µs min pulse width required for reliable assertion |
| 6 - UV | Open-Drain Undervoltage Output | Asserts low when VCC < UVTH or VCC2 < UVTH2; no timeout-deasserts immediately on recovery |
| 7 - OV | Open-Drain Overvoltage Output | Asserts low when VCC > OVTH or VCC2 > OVTH2; latched via OVLATCH; no timeout |
| 8 - SET | Window Tolerance Select | GND = ±5%, VCC = ±10%, VCC/2 bias = ±15%; configures hysteresis for both rails |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises VCC (1.8V) and VCC2 (adjustable 0.9V–3.3V) with separate UV/OV flags |
| Latched overvoltage output | OVLATCH pin enables persistent fault indication until explicitly cleared-essential for diagnostics and fail-safe shutdown |
| Manual reset with propagation control | MR input triggers immediate UV/OV assertion with 300ns–320ms delay depending on timeout option (D3) |
| Low quiescent current | 13µA typical ICC allows integration into always-on subsystems without compromising battery life |
| Wide temperature operation | Full functionality from -40°C to +125°C meets AEC-Q100 Grade 0 requirements for automotive applications |
| Flexible window tolerance | SET pin selects ±5%, ±10%, or ±15% hysteresis-optimizes noise immunity vs. detection sensitivity |
Applications
| Microprocessor Core & I/O Supply Monitoring | Industrial PLC Power Integrity Assurance |
|---|---|
Use Scenario: Supervising dual-rail DC-DC outputs powering FPGA core (1.8V) and I/O bank (adjustable 1.2V–2.5V) in programmable logic controllers. IC Role / Device Role / Timing Role: MAX6762TAWED0 monitors both rails independently, asserts latched OV on overvoltage to trigger SCR-based fuse blow, and holds UV flag during brownout until 100ms timeout expires. Use Value: Prevents configuration corruption by ensuring FPGA only exits reset after both supplies stabilize within ±10% window for ≥100ms. |
Use Scenario: Monitoring redundant 24V and 5V auxiliary rails in industrial automation controllers operating in harsh thermal environments. IC Role / Device Role / Timing Role: MAX6762TAWED0 uses SET = GND for ±5% tight window on 24V rail and SET = VCC for ±10% on 5V rail; OVLATCH ties to PLC watchdog timer for fault persistence. Use Value: Enables deterministic fault escalation-latched OV output maintains alarm state across power cycles until operator intervention. |
| Automotive ADAS Domain Controller Startup | Telecom Base Station Power Sequencing |
Use Scenario: Validating 1.8V SoC core and 1.2V memory interface rails during cold-start sequences in radar processing units. IC Role / Device Role / Timing Role: MAX6762TAWED0's VCC2 input monitors scaled 1.2V rail via resistor divider; MR pin synchronizes with MCU boot loader reset signal. Use Value: Guarantees domain controller remains held in reset until both rails settle within ±15% (SET = VCC/2) for 100ms-eliminating race conditions during voltage ramp-up. |
Use Scenario: Coordinating power-up of RF transceiver (3.3V) and baseband ASIC (1.8V) in 5G small cell radios with strict sequencing windows. IC Role / Device Role / Timing Role: MAX6762TAWED0 generates independent UV pulses per rail; open-drain outputs feed OR-gate to enable downstream DC-DC enable chains only after both rails are valid. Use Value: Replaces discrete supervisor + logic gates with single IC-reducing BOM count and PCB area while ensuring sub-20µs response to transient faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage window detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TAWED0 | Identical pinout, same VCC/VCC2 thresholds and D3 timeout, but push-pull UV output instead of open-drain | Requires no external pull-up; unsuitable for wired-OR fault bus architectures | Select when driving single-load reset lines directly without bus sharing |
| TLV809E25DBVR | Single 2.5V supervisor only; no VCC2 input, no OVLATCH, no SET-adjustable hysteresis; SOT-23-3 package | Cannot replace dual-rail monitoring function; limited to basic 2.5V UV detection | Use only for cost-sensitive single-rail applications where latching and adjustability are unnecessary |
Compared with MAX6762TAWED0, MAX6761TAWED0 offers push-pull UV for simpler interfacing but loses bus-sharing capability, while TLV809E25DBVR lacks dual monitoring, latch, and window adjustment-making it a functional subset rather than drop-in alternative.
Availability
MAX6762TAWED0 is available at Aetrix Electronics and suitable for automotive ADAS, industrial PLC, telecom base station, and high-reliability embedded systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX6762TAWED0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and interface applications in demanding industrial, automotive, and communications systems.
The MAX6762TAWED0 belongs to the MAX6754–MAX6764 family of low-power window detectors, engineered specifically for robust dual-rail power supply supervision with latch-enabled fault reporting in space-constrained, thermally aggressive environments.
FAQ
What is the exact VCC2 voltage range supported by MAX6762TAWED0?
The MAX6762TAWED0 supports VCC2 monitoring from 0.9V to 3.3V using an external resistor divider that scales the input to 0.4255V at the VCC2 pin. This is confirmed in Table 2 (suffix "WA" denotes VCC = 1.8V, VCC2 = ADJ) and the "Setting the Adjustable Nominal Voltage Threshold" section of the datasheet, which specifies 0.4255V ±0.7% as the internal reference target.
Does MAX6762TAWED0 provide independent timeout periods for UV and OV events?
No. The MAX6762TAWED0 applies its 100ms minimum timeout period (D3 suffix) only to the UV output assertion triggered by supply recovery; the OV output is latched and has no timeout-it remains asserted until cleared via the OVLATCH pin. This behavior is explicitly defined in the Functional Diagram (Figure 3) and Electrical Characteristics table (tRP parameter).
How is the ±15% window tolerance configured on MAX6762TAWED0?
The ±15% window tolerance on MAX6762TAWED0 is configured by biasing the SET pin to VCC/2 (e.g., using a resistive divider), not by connecting it to GND or VCC. This is specified in the Pin Description (page 9) and Detailed Description (page 14): "Bias SET to VCC / 2 for a ±15% window." GND yields ±5%; VCC yields ±10%.
What is the maximum sink current capability of the UV and OV outputs on MAX6762TAWED0?
The UV and OV outputs of MAX6762TAWED0 are open-drain and rated for 1.0mA sink current at VCC ≥ 1.98V (VOL ≤ 0.3V), 2.0mA at VCC ≥ 2.75V, and 3.0mA at VCC ≥ 3.63V. These values are listed in the Electrical Characteristics table on page 7 under "OV Output Low (Open-Drain or Push-Pull)" and apply identically to UV output per the shared specification.
Can MAX6762TAWED0 operate with VCC below 1.4V?
Yes-MAX6762TAWED0 maintains correct output logic states (UV/OV asserted/deasserted) for VCC as low as 1.0V, though voltage monitoring functionality requires VCC ≥ 1.4V per Note 2 in the Electrical Characteristics. This enables reliable reset hold-down during deep brownout conditions before supply collapse.
MAX6762TAWED0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Power Supply Monitor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 0.9V, 1.8V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 20µs Typical
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN-EP (3x3)
MAX6762TAWED0 FAQ
1.How can I place an order for MAX6762TAWED0 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6762TAWED0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6762TAWED0 reliable?
The price and inventory of MAX6762TAWED0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6762TAWED0 is usually 5 days.
3.What payment methods are accepted for MAX6762TAWED0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6762TAWED0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6762TAWED0?
MAX6762TAWED0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6762TAWED0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6762TAWED0?
For technical support, including MAX6762TAWED0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6762TAWED0 requirements.
6.How does Aetrix verify that MAX6762TAWED0 is sourced from the original manufacturer or authorized distributors?
All MAX6762TAWED0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6762TAWED0 meets industry standards.
7.What is the process for return or replacement of MAX6762TAWED0?
All MAX6762TAWED0 units undergo pre-shipment inspection (PSI). If there is an issue with MAX6762TAWED0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6762TAWED0 part is unused and in its original packaging.
Return procedure for MAX6762TAWED0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6762TAWED0 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
