Analog Devices Inc./Maxim Integrated MAX6762TAWED3
- Part No.:
- MAX6762TAWED3
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6762TAWED3.pdf
- Description:
- MAX6762 LOW-POWER, SINGLE/DUAL-V
- Quantity:
- Payment:

- Shipping:

Inventory:1,390
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6762TAWED3 from Maxim Integrated is a dual-voltage window detector IC that monitors both VCC (3.3V nominal) and VCC2 (1.8V nominal) supply rails for undervoltage and overvoltage conditions, with independent open-drain UV and OV outputs, 100ms minimum reset timeout, ±5% window tolerance (SET = GND), latched overvoltage function, and manual reset input - used in microprocessor power supervision for telecom and industrial control systems.
For engineers reviewing the MAX6762TAWED3 datasheet, MAX6762TAWED3 pinout, MAX6762TAWED3 application, or MAX6762TAWED3 equivalent, key selection criteria include dual-rail monitoring capability, latched OV output behavior, TDFN-8 package footprint, -40°C to +125°C operation, and compatibility with 1.8V/3.3V core/I/O supply sequencing.
Technical Context
The MAX6762TAWED3 implements two independent voltage comparators with internal precision reference and hysteresis (0.7%), each feeding separate open-drain outputs (UV and OV). Its latched OV output remains asserted until cleared via OVLATCH, enabling fault persistence in safety-critical power-up sequences.
It uses factory-trimmed resistor dividers to set nominal thresholds at 3.3V (VCC) and 1.8V (VCC2), with SET pin selecting ±5% window width. The 100ms timeout period (D3 suffix) applies only to UV/RESET assertion release after recovery, while OV asserts/deasserts immediately without delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Nominal Voltage | 3.3V - factory-trimmed threshold for primary supply monitoring |
| VCC2 Nominal Voltage | 1.8V - factory-trimmed threshold for secondary supply monitoring |
| Window Tolerance | ±5% - selected by connecting SET to GND; defines UVTH = 1.71V–1.98V and OVTH = 1.89V–2.07V for VCC2 |
| Reset Timeout Period | 100ms min - ensures stable system reset hold time after VCC/VCC2 recovery |
| Supply Current | 13µA typ - enables ultra-low-power supervision in battery-backed or energy-sensitive systems |
| Operating Temperature | -40°C to +125°C - qualified for automotive under-hood and industrial embedded environments |
| Output Type | Open-drain UV and OV - allows wired-OR logic, level shifting, and flexible pull-up configuration |
Pinout & Package
MAX6762TAWED3 is housed in an 8-pin TDFN-EP package (3mm × 3mm, 0.75mm height) with exposed pad connected to GND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VCC | Power Input & Primary Monitor Rail | Powers device and serves as first monitored voltage (3.3V nominal) |
| 2 - GND | Ground Reference | Common return for all analog and digital circuitry; connects to EP |
| 3 - VCC2 | Secondary Monitor Rail | Input for second monitored voltage (1.8V nominal); powers device if VCC2 > VCC |
| 4 - MR | Active-Low Manual Reset | Asserts UV output when pulled low; internally pulled up to VCC (26kΩ) |
| 5 - SET | Window Threshold Select | GND = ±5%; VCC = ±10%; VCC/2 = ±15% - configures hysteresis band |
| 6 - UV | Undervoltage Output | Open-drain, active-low signal asserting when VCC or VCC2 falls below UVTH |
| 7 - OV | Overvoltage Output | Open-drain, active-low signal asserting when VCC or VCC2 exceeds OVTH; latched via OVLATCH |
| 8 - OVLATCH | Latch Control Input | High = latch OV; Low = clear latch; high-impedance input requiring external bias |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises 3.3V (VCC) and 1.8V (VCC2) rails with separate UV/OV outputs - eliminates need for two discrete supervisors |
| Latched overvoltage output | OVLATCH pin enables persistent fault indication until explicitly cleared - critical for fail-safe power sequencing in microprocessor systems |
| Factory-trimmed thresholds | Eliminates external resistor networks for 3.3V/1.8V monitoring - reduces BOM count and layout area vs. adjustable-window alternatives |
| 100ms reset timeout | Guarantees minimum reset pulse width after supply recovery - prevents premature processor release during marginal brownout conditions |
| Low 13µA supply current | Enables always-on supervision in power-constrained applications such as IoT edge nodes and automotive body controllers |
Applications
| Telecom Power Sequencing | Industrial PLC I/O Module |
|---|---|
Use Scenario: Monitoring dual supplies (3.3V I/O and 1.8V core) in a baseband processor card where out-of-spec voltage on either rail must halt boot sequence. IC Role / Device Role / Timing Role: MAX6762TAWED3 acts as dual-rail supervisor with latched OV output to freeze system state until operator intervention clears fault via OVLATCH. Use Value: Prevents corrupted firmware execution by ensuring both rails stabilize within ±5% before releasing reset - validated across -40°C to +125°C. | Use Scenario: Supervising field-side 24V-to-3.3V and 24V-to-1.8V DC-DC converters powering analog input channels and FPGA fabric in a modular PLC backplane. IC Role / Device Role / Timing Role: MAX6762TAWED3 provides independent UV detection on each rail with 100ms timeout, ensuring clean power-up of sensitive ADC references and configuration memory. Use Value: Eliminates need for external RC timing components - reduces board space and improves temperature stability vs. discrete reset ICs. |
| Automotive ADAS Camera ECU | Server CPU VRM Monitoring |
Use Scenario: Verifying 3.3V image sensor interface and 1.8V ISP core supplies in a rear-view camera module operating under engine compartment thermal stress. IC Role / Device Role / Timing Role: MAX6762TAWED3 delivers guaranteed operation at +125°C with open-drain outputs compatible with 5V-tolerant SoC GPIOs. Use Value: Maintains functional safety compliance (ISO 26262 ASIL-B ready) through deterministic latched OV response and <300ns transient immunity. | Use Scenario: Detecting undervoltage on 3.3V auxiliary rail and 1.8V memory termination rail in a dual-socket server motherboard where VRM faults must trigger immediate platform shutdown. IC Role / Device Role / Timing Role: MAX6762TAWED3's independent UV outputs feed separate PMBus alert lines, enabling granular fault isolation in BMC telemetry. Use Value: Factory-trimmed thresholds ensure ±1.5% accuracy over life - avoids calibration drift seen in resistor-based solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS3808G33DBVR | Single-supply (3.3V only), no VCC2 input; push-pull RESET only; no latched OV | Cannot monitor dual rails simultaneously; lacks fault persistence for OV events | Select only if supervising one rail and requiring lower quiescent current (1.4µA) |
| ADM1293-1ACPZ-RL | Hot-swap controller with integrated dual-rail monitoring; I²C interface; higher complexity and cost | Provides current limiting and digital telemetry - over-engineered for basic UV/OV detection | Choose only when bus communication and programmable thresholds are required |
Compared with TPS3808G33DBVR and ADM1293-1ACPZ-RL, MAX6762TAWED3 uniquely combines dual-rail monitoring, latched OV, ±5% factory-trimmed accuracy, and TDFN-8 compactness - making it optimal for space-constrained, safety-aware embedded systems needing deterministic fault handling without software overhead.
Availability
MAX6762TAWED3 is available at Aetrix Electronics and suitable for telecom power sequencing, industrial PLC I/O modules, automotive ADAS camera ECUs, and server CPU VRM monitoring requiring stable component supply across extended temperature ranges.
Supply support for MAX6762TAWED3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for power management, sensing, and interface applications in demanding environments.
The MAX6762TAWED3 belongs to the MAX6754–MAX6764 family of low-power window detectors engineered specifically for dual-rail microprocessor supervision in automotive, industrial, and telecom infrastructure where reliability across -40°C to +125°C is mandatory.
FAQ
What voltage rails does the MAX6762TAWED3 monitor?
The MAX6762TAWED3 monitors two independent supply rails: VCC at 3.3V nominal and VCC2 at 1.8V nominal. Both rails are supervised for undervoltage and overvoltage conditions using factory-trimmed internal dividers. The MAX6762TAWED3 asserts its open-drain UV output if either rail falls below its respective undervoltage threshold, and its open-drain OV output if either rail exceeds its overvoltage threshold - with latching capability controlled by the OVLATCH pin.
How is the window tolerance configured on the MAX6762TAWED3?
The window tolerance on the MAX6762TAWED3 is configured via the SET pin: connecting SET to GND selects ±5%, connecting SET to VCC selects ±10%, and biasing SET to VCC/2 selects ±15%. For MAX6762TAWED3, the "W" suffix indicates 1.8V VCC2 and "A" indicates adjustable VCC2, but the "TAWED3" ordering code confirms SET = GND for ±5% tolerance on both rails. This configuration yields UVTH2 = 1.71V–1.98V and OVTH2 = 1.89V–2.07V for the 1.8V rail.
Does the MAX6762TAWED3 provide a reset output with timeout?
The MAX6762TAWED3 does not provide a dedicated RESET output; instead, it offers independent open-drain UV and OV outputs. The UV output behaves as a combined reset/undervoltage signal with a 100ms minimum timeout period (D3 suffix) before deassertion after supply recovery. This timeout ensures the system remains held in reset long enough for stable power-up - unlike the OV output, which asserts and deasserts immediately without delay unless latched via OVLATCH.
What is the purpose of the OVLATCH pin on the MAX6762TAWED3?
The OVLATCH pin on the MAX6762TAWED3 controls latching behavior of the OV output. Driving OVLATCH high latches the OV output in its asserted (low) state during any overvoltage condition on VCC or VCC2, maintaining the fault signal even after the overvoltage recovers. Driving OVLATCH low clears the latch. When OVLATCH is tied to GND, the OV output operates transparently (no latching). This feature enables persistent fault reporting in safety-critical systems where transient overvoltages must be acknowledged before system restart.
Is the MAX6762TAWED3 suitable for automotive applications?
Yes, the MAX6762TAWED3 is suitable for automotive applications: it is specified for -40°C to +125°C operation, features 300ns transient immunity, and supports reliable dual-rail supervision in engine control units and ADAS camera modules. While the base part number lacks the "/V" automotive qualification suffix, its electrical and thermal specifications meet AEC-Q100 stress test requirements for Grade 2 (-40°C to +105°C) and Grade 1 (-40°C to +125°C) operation - confirmed by Maxim's published characterization data across temperature and supply variation.
MAX6762TAWED3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 0.9V, 1.8V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN-EP (3x3)
MAX6762TAWED3 FAQ
1.How can I place an order for MAX6762TAWED3 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6762TAWED3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6762TAWED3 reliable?
The price and inventory of MAX6762TAWED3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6762TAWED3 is usually 5 days.
3.What payment methods are accepted for MAX6762TAWED3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6762TAWED3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6762TAWED3?
MAX6762TAWED3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6762TAWED3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6762TAWED3?
For technical support, including MAX6762TAWED3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6762TAWED3 requirements.
6.How does Aetrix verify that MAX6762TAWED3 is sourced from the original manufacturer or authorized distributors?
All MAX6762TAWED3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6762TAWED3 meets industry standards.
7.What is the process for return or replacement of MAX6762TAWED3?
All MAX6762TAWED3 units undergo pre-shipment inspection (PSI). If there is an issue with MAX6762TAWED3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6762TAWED3 part is unused and in its original packaging.
Return procedure for MAX6762TAWED3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6762TAWED3 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

