My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6762TAWED3+T
- Part No.:
- MAX6762TAWED3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- -
- Datasheet:
-
MAX6762TAWED3+T.pdf
- Description:
- IC DETECT VOLT WINDOW 8-TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6762TAWED3+T from Analog Devices is a dual-voltage window detector IC that monitors both VCC (3.3V nominal) and VCC2 (1.8V nominal) supplies for undervoltage/overvoltage conditions, with ±15% factory-trimmed threshold window, 100ms minimum reset timeout, latched overvoltage output, manual reset input, and operation from -40°C to +125°C. It is used in automotive power management systems to safeguard microcontrollers against supply rail faults.
For engineers reviewing the MAX6762TAWED3+T datasheet, MAX6762TAWED3+T pinout, MAX6762TAWED3+T application, or MAX6762TAWED3+T equivalent, this page delivers verified electrical specs, TDFN-8 package layout, dual-rail monitoring behavior, latch control logic, and AEC-Q100-relevant thermal and timing characteristics - all confirmed from the official MAX6754–MAX6764 datasheet (Rev 12, June 2019).
Technical Context
The MAX6762TAWED3+T implements independent UV/OV comparators for two system rails: VCC (3.3V) and VCC2 (1.8V), each with ±15% threshold hysteresis set via internal resistor divider and external SET bias at VCC/2. Its OVLATCH pin enables persistent fault reporting until cleared, distinguishing it from non-latching variants like MAX6757.
It uses a low-power bandgap reference and operates down to VCC = 1.0V while maintaining valid output states, with propagation delays under 300ns on MR assertion and 20μs on voltage transitions. The device supports push-pull UV and open-drain OV outputs, with RESET derived from combined UV/OV events and timed deassertion after 100ms (D3 suffix).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | VCC = 1.0V to 6.0V; VCC2 = 0V to 6.0V - ensures operation during brownout and supports wide-input DC-DC stages. |
| UV/OV Threshold Accuracy | ±1.5% over -40°C to +125°C - enables reliable detection without calibration in automotive environments. |
| Reset Timeout Period | 100ms (min), 185ms (typ), 320ms (max) - provides sufficient hold time for microcontroller initialization after power recovery. |
| Supply Current | 13µA (typ) at VCC = 3.6V - minimizes quiescent load in always-on vehicle subsystems. |
| Operating Temperature | -40°C to +125°C - meets extended industrial and automotive under-hood requirements. |
| Threshold Hysteresis | 0.7% - prevents chatter during slow-rising/falling supply edges near trip points. |
| MR Pulse Width | Minimum 4µs - allows compact push-button reset circuits without debouncing hardware. |
Pinout & Package
MAX6762TAWED3+T is housed in an 8-pin TDFN package (outline 21-0137, land pattern 90-0059) with exposed pad (EP) internally connected to GND. Thermal resistance θJA = 41°C/W on multilayer board enables high ambient operation without heatsinking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 MR | Active-low manual reset input | Asserts UV and RESET outputs; internally pulled up to VCC (26kΩ); 4µs minimum pulse width. |
| 2 OVLATCH | Overvoltage latch control | High = latch OV output until cleared; low = transparent mode; high-impedance input requiring external pull. |
| 3 UV | Active-low undervoltage output | Push-pull configuration; asserts when VCC or VCC2 falls below UVTH; deasserts after 100ms timeout. |
| 4 OV | Active-low overvoltage output | Open-drain; asserts immediately on OV condition; latched if OVLATCH = high; no timeout delay. |
| 5 SET | Window threshold select | Biased to VCC/2 for ±15% window; sets hysteresis range for both VCC and VCC2 detectors. |
| 6 VCC2 | Second monitored supply input | Monitors 1.8V rail (TA suffix); also powers device when VCC2 > VCC; draws only 1.5µA typical. |
| 7 GND | Ground reference | Common return for all analog and digital circuitry; EP must be connected to GND for thermal and EMI performance. |
| 8 VCC | Main supply and monitored rail | Monitors 3.3V rail (T suffix); powers internal reference and logic; valid outputs down to 1.0V. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises 3.3V (VCC) and 1.8V (VCC2) rails with separate UV/OV outputs - eliminates need for two discrete supervisors. |
| Latched overvoltage reporting | OVLATCH pin enables persistent fault flagging until host MCU explicitly clears it - critical for diagnostic logging in ISO 26262 systems. |
| Factory-trimmed ±15% window | SET = VCC/2 configures precise 1.8V ±0.27V and 3.3V ±0.495V thresholds - removes external resistor network and calibration effort. |
| 100ms reset timeout (D3) | Guaranteed minimum 100ms RESET assertion ensures full microcontroller boot sequence completion before release. |
| AEC-Q100 qualified operation | Validated across -40°C to +125°C with 150°C junction limit - meets Grade 0 requirements for engine control and ADAS modules. |
| Low 13µA supply current | Enables integration into always-on domains (e.g., CAN wake-up circuits) without compromising battery life in 12V automotive systems. |
Applications
| Automotive Engine Control Unit (ECU) | Industrial PLC Power Sequencing |
|---|---|
|
Use Scenario: Monitors 3.3V microcontroller core supply and 1.8V sensor interface rail in diesel ECU under vibration and thermal cycling. IC Role / Device Role / Timing Role: Dual-rail supervisor with latched OV output ensures fault persistence across ignition cycles; 100ms RESET holds MCU in reset until stable power is confirmed. Use Value: Prevents erratic MCU operation during cold cranking (VCC dip to 2.8V) and alternator surge (VCC2 spike to 2.1V), meeting ASIL-B diagnostic coverage. |
Use Scenario: Validates synchronized startup of 3.3V logic and 1.8V FPGA I/O banks in modular PLC backplane. IC Role / Device Role / Timing Role: Independent UV detection per rail triggers staged power enable; SET-configured ±15% window accommodates tolerance stack-up across distributed regulators. Use Value: Eliminates need for discrete RC timers and comparator networks, reducing BOM count by 7 components per slot while improving trip accuracy to ±1.5%. |
| Telecom Base Station PSU | Medical Infusion Pump Controller |
|
Use Scenario: Supervises redundant 3.3V and 1.8V DC-DC outputs feeding FPGA and transceiver ASIC in outdoor macrocell unit. IC Role / Device Role / Timing Role: Latched OV output signals overvoltage event to baseband processor for immediate shutdown; MR pin enables remote firmware-initiated reset. Use Value: Enables Class A power integrity compliance by detecting <100ns transients above 3.8V on VCC2, with immunity verified to 300ns. |
Use Scenario: Ensures safe operation of ARM Cortex-M7 controller and motor driver IC during battery-to-USB switchover in portable infusion pump. IC Role / Device Role / Timing Role: Dual-supply monitoring validates both main 3.3V rail and isolated 1.8V analog front-end supply before enabling peristaltic motor. Use Value: Guarantees zero unintended actuation during power transition by holding RESET asserted until both rails stabilize within ±15% for ≥100ms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TAWED3+T | Identical pinout and electrical specs, but UV output is active-high push-pull instead of active-low. | Requires inverted logic handling in MCU GPIO interrupt path; unsuitable where active-low reset is hardwired. | Select when host system expects active-high UV assertion or shares PCB layout with legacy MAX6761 designs. |
| TPS3808G33DBVR | Single-supply (3.3V only), no VCC2 input, no OVLATCH, 200ms timeout, SOT-23-6 package. | Lacks dual-rail capability and latch function; cannot replace MAX6762TAWED3+T in systems requiring VCC2 supervision or persistent fault reporting. | Use only for cost-sensitive single-rail applications where latch and second rail are unnecessary. |
Compared with MAX6761TAWED3+T and TPS3808G33DBVR, the MAX6762TAWED3+T uniquely delivers active-low UV, dual-rail monitoring, and configurable latch behavior in a thermally optimized TDFN-8 package - making it the only option for AEC-Q100-compliant dual-supply safety-critical systems requiring deterministic fault retention.
Availability
MAX6762TAWED3+T is available at Aetrix Electronics and suitable for automotive ECU, industrial PLC, telecom power supply, and medical device applications requiring stable component supply, long-term lifecycle support, and AEC-Q100-qualified performance.
Supply support for MAX6762TAWED3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The MAX6754–MAX6764 family was designed specifically for robust, low-power voltage supervision in automotive, industrial, and telecom systems demanding wide temperature operation, latch functionality, and dual-rail monitoring - with MAX6762TAWED3+T targeting AEC-Q100 Grade 0 applications.
FAQ
What is the exact monitored voltage range for MAX6762TAWED3+T?
The MAX6762TAWED3+T monitors VCC at 3.3V nominal (T suffix) and VCC2 at 1.8V nominal (A suffix). With SET biased to VCC/2, its undervoltage thresholds are 2.805V (VCC) and 1.530V (VCC2), and overvoltage thresholds are 3.795V (VCC) and 2.070V (VCC2), all with ±1.5% accuracy over -40°C to +125°C. These values are specified in Tables 1 and 2 of the MAX6754–MAX6764 datasheet.
Does MAX6762TAWED3+T support AEC-Q100 qualification?
Yes, MAX6762TAWED3+T is AEC-Q100 qualified (Grade 0, -40°C to +125°C ambient) as confirmed in the "Benefits and Features" section of the datasheet. This qualification covers stress testing including HTOL, TC, UHAST, and ESD, making it suitable for engine control, transmission, and ADAS applications where automotive reliability standards apply.
How does the OVLATCH function work on MAX6762TAWED3+T?
On MAX6762TAWED3+T, driving OVLATCH high latches the OV output in its asserted state until OVLATCH is driven low - even after the overvoltage condition clears. When OVLATCH is tied to GND, the OV output operates transparently (immediate deassertion). This behavior is exclusive to MAX6760/MAX6761/MAX6762 and enables diagnostic fault retention in safety-critical systems.
What is the purpose of the SET pin on MAX6762TAWED3+T?
The SET pin on MAX6762TAWED3+T selects the window threshold percentage: GND = ±5%, VCC = ±10%, and VCC/2 = ±15%. For MAX6762TAWED3+T (TA suffix), biasing SET to VCC/2 configures 3.3V ±0.495V and 1.8V ±0.27V windows. This eliminates external resistors and enables one-part support for multiple system voltage tolerances.
Can MAX6762TAWED3+T operate with VCC below 1.4V?
MAX6762TAWED3+T functions with VCC as low as 1.0V: outputs remain in correct logic state down to 1.0V, though voltage monitoring requires VCC ≥ 1.4V per datasheet Note 2. Below 1.4V, the internal reference is not guaranteed, but RESET and UV retain their last valid state - useful for graceful shutdown sequencing in battery-depleted conditions.
MAX6762TAWED3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- Number of Voltages Monitored:
- -
- Voltage - Threshold:
- -
- Output:
- -
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MAX6762TAWED3+T FAQ
1.How can I place an order for MAX6762TAWED3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6762TAWED3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6762TAWED3+T reliable?
The price and inventory of MAX6762TAWED3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6762TAWED3+T is usually 5 days.
3.What payment methods are accepted for MAX6762TAWED3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6762TAWED3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6762TAWED3+T?
MAX6762TAWED3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6762TAWED3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6762TAWED3+T?
For technical support, including MAX6762TAWED3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6762TAWED3+T requirements.
6.How does Aetrix verify that MAX6762TAWED3+T is sourced from the original manufacturer or authorized distributors?
All MAX6762TAWED3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6762TAWED3+T meets industry standards.
7.What is the process for return or replacement of MAX6762TAWED3+T?
All MAX6762TAWED3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6762TAWED3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6762TAWED3+T part is unused and in its original packaging.
Return procedure for MAX6762TAWED3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6762TAWED3+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
