Analog Devices Inc./Maxim Integrated MAX6762TAZWD3+T
- Part No.:
- MAX6762TAZWD3+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
MAX6762TAZWD3+T.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,084
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6762TAZWD3+T from Analog Devices is a dual-voltage window detector IC monitoring both VCC (3.3V nominal) and VCC2 (2.5V nominal) with ±15% factory-trimmed thresholds, 100ms minimum reset timeout, latched overvoltage output, manual reset input, and operation from -40°C to +125°C. It asserts independent UV/OV outputs when either supply falls below UVTH or rises above OVTH - used in telecom power sequencing and automotive DC-DC converter supervision.
For engineers reviewing the MAX6762TAZWD3+T datasheet, MAX6762TAZWD3+T pinout, MAX6762TAZWD3+T application, or MAX6762TAZWD3+T equivalent, key selection criteria include dual-supply monitoring capability, latched OV response for fault retention, ±15% window select via SET pin biasing, 100ms timeout timing, and AEC-Q100 qualification suitability for automotive systems.
Technical Context
The MAX6762TAZWD3+T implements two independent voltage comparators with internal reference-based threshold generation for VCC and VCC2. Its latched OV output remains asserted until cleared by OVLATCH, enabling persistent fault indication without continuous overvoltage presence.
Thresholds are factory-set to 3.3V (VCC) and 2.5V (VCC2) with ±15% window selected by biasing SET to VCC/2; UVTH/VCC = 2.805V (min), OVTH/VCC = 3.795V (max); UVTH/VCC2 = 2.125V (min), OVTH/VCC2 = 2.875V (max). Propagation delay is 20μs typ, and supply current is 13–30μA at 3.6V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Nominal Voltage | 3.3V - primary monitored supply; enables direct integration into I/O rail supervision circuits |
| VCC2 Nominal Voltage | 2.5V - secondary monitored supply; supports core voltage tracking in dual-rail systems |
| Window Tolerance | ±15% - set by biasing SET pin to VCC/2; provides widest detection margin for noisy rails |
| Reset Timeout Period | 100ms min - ensures stable microprocessor reset hold time after undervoltage recovery |
| Supply Current | 13–30μA at 3.6V - enables battery-backed or ultra-low-power system monitoring |
| Operating Temperature | -40°C to +125°C - qualified for under-hood automotive and industrial embedded environments |
| Output Configuration | Independent open-drain UV/OV + push-pull RESET - supports flexible logic-level interfacing and wired-OR fault aggregation |
Pinout & Package
MAX6762TAZWD3+T is housed in an 8-pin TDFN package (T833+2 outline, 3mm × 3mm, 0.75mm height) with exposed pad (EP) internally connected to GND. Thermal resistance θJA is 41°C/W on multilayer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 MR | Active-low manual reset input | Asserts UV/RESET outputs immediately; internal 26kΩ pullup enables pushbutton reset without external components |
| 2 OVLATCH | Overvoltage latch control | High = latch OV output; low = clear latch; high-impedance input requires external pullup/pulldown for defined state |
| 3 UV | Active-low undervoltage output | Open-drain output; sinks up to 1.4mA at VCC ≥ 1.98V; compatible with 1.8V–5V logic families |
| 4 OV | Active-low overvoltage output | Open-drain output; latched behavior retains assertion until OVLATCH is pulled low; no timeout delay |
| 5 SET | Threshold window select | Bias to VCC/2 for ±15% window; sets hysteresis and detection margin for both VCC and VCC2 paths |
| 6 VCC2 | Secondary monitored supply input | Monitors 2.5V rail; also powers device when VCC2 > VCC; valid down to 0V input |
| 7 GND | Ground reference | Common return for all analog and digital functions; EP must be connected to GND for thermal and EMI performance |
| 8 VCC | Primary monitored supply input | Monitors 3.3V rail and powers device; outputs remain valid down to VCC = 1.0V |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent voltage monitoring | Simultaneously supervises 3.3V (VCC) and 2.5V (VCC2) rails with separate UV/OV outputs - eliminates need for two discrete monitors |
| Latched overvoltage output | OVLATCH pin enables persistent fault flagging until manually cleared - critical for safety-critical automotive diagnostics |
| ±15% adjustable window tolerance | SET pin biased to VCC/2 configures widest detection margin - accommodates aging, temperature drift, and ripple on sensitive supplies |
| 100ms minimum reset timeout | Guaranteed hold time ensures reliable µP initialization after brownout recovery - meets JEDEC JESD78 requirements |
| Low 13–30μA supply current | Enables always-on monitoring in battery-powered modules without compromising runtime - suitable for telematics and ADAS sensors |
Applications
| Telecom Power Sequencing | Automotive DC-DC Supervision |
|---|---|
Use Scenario: Monitoring 3.3V management rail and 2.5V FPGA core rail in 5G base station power subsystems during hot-swap insertion. IC Role / Device Role / Timing Role: Dual-supply window detector asserting independent UV/OV flags to FPGA configuration logic and PMIC sequencer. Use Value: Prevents partial configuration and metastability by ensuring both rails stabilize within ±15% before releasing reset - enabled by 100ms timeout and latched OV for transient capture. | Use Scenario: Supervising 3.3V infotainment MCU supply and 2.5V camera sensor interface rail in ADAS domain controller. IC Role / Device Role / Timing Role: Fault-detection node feeding diagnostic CAN messages via latched OV output triggered by load-dump transients. Use Value: OVLATCH retains overvoltage event until ECU software clears it - satisfies ISO 26262 ASIL-B fault logging requirements without host processor intervention. |
| Data Center PSU Redundancy | Industrial PLC I/O Module |
Use Scenario: Validating redundancy switchover between primary and backup 3.3V/2.5V supplies in server backplane power distribution units. IC Role / Device Role / Timing Role: Dual-rail monitor generating synchronized UV/OV interrupts to BMC for automatic failover decision logic. Use Value: Independent open-drain outputs allow wired-OR fault bus aggregation across multiple PSUs - simplifies centralized health monitoring architecture. | Use Scenario: Monitoring isolated 3.3V logic supply and 2.5V analog front-end supply in modular PLC I/O cards operating in harsh factory environments. IC Role / Device Role / Timing Role: High-temperature supervisor asserting RESET to ARM Cortex-M7 core upon any rail deviation beyond ±15%. Use Value: -40°C to +125°C operation and 20μs propagation delay ensure deterministic response to fast transients - critical for motion control loop integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-voltage window detector applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6761TAZWD3+T | Same pinout, same thresholds, but push-pull UV output instead of open-drain | Requires level-shifting for mixed-voltage systems; lacks wired-OR capability | Select when driving single-rail logic loads directly without pull-up resistors |
| TPS3808G33DBVR | Single-supply only (3.3V), no VCC2 input, no OVLATCH, 200ms timeout | Cannot supervise dual rails; no latch function for fault retention | Select for cost-sensitive, single-rail applications where latch and dual monitoring are unnecessary |
Compared with MAX6761TAZWD3+T and TPS3808G33DBVR, the MAX6762TAZWD3+T uniquely delivers open-drain UV/OV outputs for fault bus sharing, latched OV for diagnostic persistence, and true dual-rail supervision - making it the only option meeting full ASIL-B and telecom redundancy requirements.
Availability
MAX6762TAZWD3+T is available at Aetrix Electronics and suitable for automotive ADAS modules, telecom power sequencers, data center PSUs, and industrial PLC I/O requiring stable component supply across extended temperature and long lifecycle programs.
Supply support for MAX6762TAZWD3+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and automotive markets.
The MAX6762TAZWD3+T belongs to the MAX6754–MAX6764 family of low-power window detectors designed specifically for robust dual-rail power supply supervision in safety-critical and thermally demanding embedded systems.
FAQ
What is the exact VCC and VCC2 threshold voltage range for MAX6762TAZWD3+T at -40°C to +125°C?
The MAX6762TAZWD3+T has factory-trimmed thresholds: VCC nominal = 3.3V, VCC2 nominal = 2.5V, with ±15% window selected by biasing SET to VCC/2. Over temperature, UVTH/VCC ranges from 2.805V (min) to 2.970V (max), OVTH/VCC from 3.795V (min) to 3.960V (max); UVTH/VCC2 from 2.125V (min) to 2.250V (max), OVTH/VCC2 from 2.875V (min) to 3.000V (max). These values are guaranteed across -40°C to +125°C per datasheet Table 2 and Electrical Characteristics.
Does MAX6762TAZWD3+T support latching of the undervoltage output, or only overvoltage?
The MAX6762TAZWD3+T supports latching only for the overvoltage (OV) output via the OVLATCH pin. The undervoltage (UV) output is not latched - it deasserts immediately when VCC or VCC2 rises above its UVTH threshold. This asymmetric latching is intentional: OV latch enables fault retention for transient overvoltage events (e.g., load dump), while UV remains dynamic to reflect real-time rail status. The MAX6762TAZWD3+T datasheet confirms latched OV behavior and non-latched UV in Pin Description and Functional Diagram sections.
Can MAX6762TAZWD3+T monitor VCC2 independently if VCC is unpowered?
No. The MAX6762TAZWD3+T requires VCC to be powered for internal circuitry operation, even when monitoring VCC2. VCC serves as the primary power supply for the device's reference, comparators, and outputs. While VCC2 can be as low as 0V and is monitored independently, the IC will not function if VCC is below 1.0V (outputs may assert but are not guaranteed). Datasheet Absolute Maximum Ratings and Electrical Characteristics specify VCC = 1.0V to 6.0V as the operating range; VCC2 = 0 to 6.0V is valid only when VCC ≥ 1.0V. Thus, VCC must be present for MAX6762TAZWD3+T to monitor VCC2.
What is the recommended PCB layout practice for the exposed pad (EP) on MAX6762TAZWD3+T?
The exposed pad (EP) on the MAX6762TAZWD3+T TDFN package is internally connected to GND and must be soldered to a solid GND plane on the PCB for optimal thermal dissipation and EMI suppression. Analog Devices recommends using a 3×3 array of thermal vias (minimum 0.3mm diameter) connecting EP directly to inner-layer GND planes. Do not leave EP floating or connect it through traces - this degrades θJA (41°C/W multilayer) and increases susceptibility to noise coupling. The datasheet Pin Description explicitly states "Leave EP unconnected or connect to GND", but design best practice mandates GND connection for reliability in automotive and industrial use cases of MAX6762TAZWD3+T.
How does the SET pin biasing affect both VCC and VCC2 thresholds in MAX6762TAZWD3+T?
In the MAX6762TAZWD3+T, the SET pin simultaneously configures the window tolerance for both VCC and VCC2 thresholds. Biasing SET to VCC/2 selects ±15% for both rails - meaning UVTH/VCC = 3.3V × (1 − 0.15) = 2.805V (min), OVTH/VCC = 3.3V × (1 + 0.15) = 3.795V (max); UVTH/VCC2 = 2.5V × (1 − 0.15) = 2.125V (min), OVTH/VCC2 = 2.5V × (1 + 0.15) = 2.875V (max). This coordinated setting is confirmed in the datasheet's Table 2 (suffix ZW = 3.3V/2.5V) and Electrical Characteristics tables, where SET voltage conditions apply identically to both VCC and VCC2 threshold rows.
MAX6762TAZWD3+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.8V, 2.5V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 100ms Minimum
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (3x3)
MAX6762TAZWD3+T FAQ
1.How can I place an order for MAX6762TAZWD3+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6762TAZWD3+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6762TAZWD3+T reliable?
The price and inventory of MAX6762TAZWD3+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6762TAZWD3+T is usually 5 days.
3.What payment methods are accepted for MAX6762TAZWD3+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6762TAZWD3+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6762TAZWD3+T?
MAX6762TAZWD3+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6762TAZWD3+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6762TAZWD3+T?
For technical support, including MAX6762TAZWD3+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6762TAZWD3+T requirements.
6.How does Aetrix verify that MAX6762TAZWD3+T is sourced from the original manufacturer or authorized distributors?
All MAX6762TAZWD3+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6762TAZWD3+T meets industry standards.
7.What is the process for return or replacement of MAX6762TAZWD3+T?
All MAX6762TAZWD3+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6762TAZWD3+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6762TAZWD3+T part is unused and in its original packaging.
Return procedure for MAX6762TAZWD3+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6762TAZWD3+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

