My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6842FUKD0
- Part No.:
- MAX6842FUKD0
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SC-74A, SOT-753
- Datasheet:
-
MAX6842FUKD0.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL SOT23-5
- Quantity:
- Payment:
- Shipping:
Inventory:326
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6842FUKD0 from Maxim Integrated is an ultra-low-voltage microprocessor supervisory circuit with factory-trimmed 1.050V reset threshold, active-high push-pull RESET output, active-low open-drain RESET output, 30ms reset timeout period, and ±2.5% threshold accuracy over temperature - designed for reliable power monitoring in 0.9V–1.5V digital systems such as portable battery-powered controllers and telecom baseband processors.
For engineers reviewing the MAX6842FUKD0 datasheet, MAX6842FUKD0 pinout, MAX6842FUKD0 application, or MAX6842FUKD0 equivalent, this page delivers verified functional identity, SOT23-5 package mapping, dual-output configuration details, reset timing behavior, manual reset interface requirements, and validated alternative options for low-voltage µP supervision.
Technical Context
The MAX6842FUKD0 integrates a precision voltage comparator with factory-set 1.050V threshold (±2.5% over –40°C to +85°C), debounced manual reset input (MR) with 20kΩ internal pullup, and dual independent reset outputs: one active-high push-pull and one active-low open-drain. It guarantees valid reset assertion down to VCC = 0.55V for the open-drain output and supports external pullup to any voltage from 0 to VCC.
Its reset timeout is fixed at 30ms (D2 option), immune to sub-150ns VCC transients, and consumes only 5.7µA typical supply current at 0.9V. The device operates across VCC = 0.75V to 1.8V and features hysteresis of 0.75% of VTH to prevent chatter during slow VCC ramps.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 1.050V ±2.5% over –40°C to +85°C - ensures accurate brownout detection for 1.0V–1.1V core supplies without external calibration. |
| Reset Timeout Period | 30ms (typ) - provides sufficient hold time for µP initialization after power stabilization in embedded controllers. |
| Supply Current | 5.7µA (typ) at 0.9V - enables multi-year operation in coin-cell–powered instrumentation and IoT edge sensors. |
| VCC Operating Range | 0.75V to 1.8V - supports direct monitoring of modern ultra-low-voltage ASICs, FPGAs, and DSP cores. |
| Output Configuration | Active-high push-pull RESET + active-low open-drain RESET - allows simultaneous interface to CMOS inputs and bidirectional µP reset pins. |
| MR Input Behavior | Internal 20kΩ pullup; 1µs minimum pulse width; 150ns glitch rejection - eliminates need for external debounce in handheld test equipment. |
| Reset Validity Limit | Open-drain RESET remains functional down to VCC = 0.55V - ensures deterministic reset signaling during deep brownout conditions. |
Pinout & Package
MAX6842FUKD0 is housed in a 5-pin SOT23-5 package (JEDEC MO-178AA), measuring 2.9mm × 1.6mm × 1.1mm, with gull-wing leads and lead-free (RoHS-compliant) finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RESET (active-low open-drain) | Asserts low during VCC drop below 1.050V or MR activation; requires external pullup to define logic high level and enable level-shifting across supply domains. |
| 2 | GND | System ground reference for all internal comparators and bias circuits; must be low-impedance connection to minimize noise coupling into reset threshold detection. |
| 3 | RESET (active-high push-pull) | Drives high during normal operation; actively pulls low during reset condition - directly drives standard CMOS reset inputs without external components. |
| 4 | MR (active-low manual reset) | Internally pulled up to VCC via 20kΩ resistor; pulling low forces immediate reset assertion and holds reset for full 30ms timeout after release. |
| 5 | VCC | Monitored supply input; powers internal circuitry and serves as reference for reset threshold comparison and open-drain pullup compatibility. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent reset outputs | Simultaneous active-high push-pull and active-low open-drain outputs eliminate need for external inverters or level translators in mixed-supply systems. |
| Factory-trimmed 1.050V threshold | Eliminates external resistor networks and calibration steps - reduces BOM count and improves long-term stability in space-constrained portable designs. |
| 30ms fixed timeout (D2 option) | Matches typical boot-time requirements of ARM Cortex-M0/M3 microcontrollers and low-power DSPs without software configuration overhead. |
| 5.7µA supply current | Enables integration into always-on sensor nodes where quiescent current budget is limited to single-digit µA range. |
| Immunity to 150ns VCC glitches | Prevents spurious resets caused by switching noise on shared PCB power rails - critical for reliability in motor-control and RF subsystems. |
| Valid reset down to VCC = 0.55V | Ensures controlled shutdown sequencing in multi-rail systems where auxiliary supplies collapse before core rails. |
Applications
| Portable Medical Sensors | Industrial PLC I/O Modules |
|---|---|
Use Scenario: Battery-powered glucose meters and pulse oximeters requiring guaranteed reset during Li-ion cell discharge from 1.2V to 0.8V. IC Role / Device Role / Timing Role: Voltage supervisor asserting reset when core supply falls below 1.050V, with 30ms timeout ensuring ADC and BLE radio initialization completes before firmware execution. Use Value: Prevents corrupted memory writes and undefined state entry during brownout, meeting IEC 60601-1 safety-critical reset timing requirements. |
Use Scenario: DIN-rail mounted programmable logic controller modules operating from 1.2V FPGA core rails with noisy 24V field-side power. IC Role / Device Role / Timing Role: Dual-output supervisor providing active-high reset to FPGA and active-low open-drain reset to isolated CAN transceiver via shared pullup to 3.3V I/O rail. Use Value: Enables single-component reset coordination across isolated power domains without additional level shifters or discrete logic. |
| 5G Small Cell Baseband Processors | Automotive ADAS Camera ECUs |
Use Scenario: Low-power baseband SoCs in mmWave small cells powered by 1.0V DC/DC converters subject to load-step transients. IC Role / Device Role / Timing Role: Supervisor rejecting <150ns VCC dips while asserting clean 30ms reset pulse to ensure deterministic DSP boot after power recovery. Use Value: Eliminates need for external RC debounce networks - saves PCB area and improves thermal performance in thermally constrained RF enclosures. |
Use Scenario: Vision-processing ECUs using 1.05V image sensor interfaces and 1.2V AI accelerator cores, requiring fail-safe reset under cold-crank battery conditions. IC Role / Device Role / Timing Role: Monitoring 1.05V rail with ±2.5% threshold accuracy to detect undervoltage before camera frame buffer corruption occurs. Use Value: Guarantees reset assertion before supply collapse reaches 0.55V - aligns with ISO 16750-2 automotive cold-crank test profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6842DUKD0 | Factory-trimmed 0.788V reset threshold; identical 30ms timeout, dual-output structure, and SOT23-5 package. | Targets 0.8V–0.9V core supplies (e.g., advanced LPDDR4 PHYs), whereas MAX6842FUKD0 is optimized for 1.0V–1.1V logic rails. | Select MAX6842DUKD0 when supervising sub-0.85V supplies; otherwise retain MAX6842FUKD0 for 1.05V nominal systems. |
| TPS3123E10DBVR | Single active-high push-pull output; 1.0V threshold (±0.5%); 200ms timeout; 1.6µA supply current; SOT23-5 package. | Lacks open-drain output and manual reset input; offers tighter threshold tolerance but longer timeout - unsuitable for fast-boot µPs requiring 30ms hold. | Choose TPS3123E10DBVR only if system requires ultra-low IQ and accepts single-output architecture with no MR support. |
Compared with MAX6842FUKD0, MAX6842DUKD0 provides identical functionality at a lower threshold for newer ultra-low-voltage cores, while TPS3123E10DBVR trades dual outputs and MR capability for lower quiescent current and higher threshold precision - making it viable only in simplified supervision roles without level-shifting or manual intervention needs.
Availability
MAX6842FUKD0 is available at Aetrix Electronics and suitable for portable medical sensors, industrial PLC I/O modules, 5G small cell baseband processors, and automotive ADAS camera ECUs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX6842FUKD0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, communications, and computing applications.
The MAX6841–MAX6845 family was developed specifically to address ultra-low-voltage µP supervision challenges in battery-powered and energy-efficient digital systems operating below 1.5V.
FAQ
What is the exact reset threshold voltage of the MAX6842FUKD0?
The MAX6842FUKD0 has a factory-trimmed reset threshold of 1.050V, specified with ±2.5% accuracy over the full operating temperature range of –40°C to +85°C. This value is confirmed in the Threshold Suffix Guide (Table 1) and Electrical Characteristics table of the official datasheet, where suffix "F" explicitly denotes 1.050V. The MAX6842FUKD0 does not support adjustable thresholds - that feature applies only to MAX6843/MAX6844/MAX6845 variants.
Does the MAX6842FUKD0 support manual reset functionality?
Yes, the MAX6842FUKD0 includes a dedicated MR (manual reset) pin (Pin 4) with an internal 20kΩ pullup resistor to VCC. Pulling MR low forces immediate reset assertion, and the device holds reset active for the full 30ms timeout period after MR is released. The MR input rejects glitches shorter than 150ns and requires only a 1µs minimum pulse width, enabling direct connection to momentary switches without external debounce circuitry.
What are the key differences between the two reset outputs of the MAX6842FUKD0?
The MAX6842FUKD0 provides two independent reset outputs: Pin 3 is an active-high push-pull RESET that drives high during normal operation and pulls low during reset; Pin 1 is an active-low open-drain RESET that requires an external pullup resistor and can interface to different voltage domains (0V to VCC). This dual-output architecture allows the MAX6842FUKD0 to simultaneously drive standard CMOS inputs and bidirectional µP reset pins - a capability not found in single-output supervisors.
Can the MAX6842FUKD0 operate reliably at VCC = 0.75V?
Yes, the MAX6842FUKD0 is fully specified to operate down to VCC = 0.75V, as stated in the Absolute Maximum Ratings and Electrical Characteristics tables. Its reset comparator remains functional, MR input behaves per specification, and both RESET outputs maintain defined logic states. However, the open-drain RESET output's sink capability degrades below VCC = 0.83V, and the push-pull RESET output's VOH drops to 0.8 × VCC - all within guaranteed limits for interoperability with 0.7V–0.8V logic families.
What timeout period is implemented in the MAX6842FUKD0?
The MAX6842FUKD0 implements a 30ms typical reset timeout period, corresponding to the "D2" suffix in its ordering code. This is confirmed in Table 2 (Active Timeout Period Guide) and the Electrical Characteristics section, where tRP for D2 is listed as 20ms (min), 30ms (typ), and 40ms (max). The timeout begins after VCC rises above 1.050V or after MR is released, and is fixed - not programmable or adjustable via external components.
MAX6842FUKD0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.05V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 150µs Typical
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
MAX6842FUKD0 FAQ
1.How can I place an order for MAX6842FUKD0 through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6842FUKD0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6842FUKD0 reliable?
The price and inventory of MAX6842FUKD0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6842FUKD0 is usually 5 days.
3.What payment methods are accepted for MAX6842FUKD0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6842FUKD0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6842FUKD0?
MAX6842FUKD0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6842FUKD0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6842FUKD0?
For technical support, including MAX6842FUKD0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6842FUKD0 requirements.
6.How does Aetrix verify that MAX6842FUKD0 is sourced from the original manufacturer or authorized distributors?
All MAX6842FUKD0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6842FUKD0 meets industry standards.
7.What is the process for return or replacement of MAX6842FUKD0?
All MAX6842FUKD0 units undergo pre-shipment inspection (PSI). If there is an issue with MAX6842FUKD0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6842FUKD0 part is unused and in its original packaging.
Return procedure for MAX6842FUKD0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6842FUKD0 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
