Analog Devices Inc./Maxim Integrated MAX685EEE
- Part No.:
- MAX685EEE
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
MAX685EEE.pdf
- Description:
- DUAL OUTPUT DC-DC CONVERTER
- Quantity:
- Payment:

- Shipping:

Inventory:1,339
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX685EEE from Maxim Integrated is a dual-output DC-DC converter designed for powering CCD imaging devices and LCD bias rails. It delivers independently regulated positive output up to +24V and negative output down to −9V, each at up to 10mA, from a +2.7V to +5.5V input. Its single-inductor architecture, integrated power switches, and 30mVp-p output ripple support compact, low-noise imaging and display subsystems in camcorders and digital cameras.
For engineers reviewing the MAX685EEE datasheet, MAX685EEE pinout, MAX685EEE application, or MAX685EEE equivalent, this device requires attention to its dual-regulation control logic, selectable power-on sequencing (SEQ), POK monitoring, and external clock synchronization capability - all critical for timing-sensitive analog front-end designs.
Technical Context
The MAX685EEE implements two independent PWM current-mode regulators sharing one inductor: one operates as a step-up converter (LXP-driven) for the positive rail, the other as an inverting converter (LXN-driven) for the negative rail. Each regulator cycles alternately at half the oscillator frequency (110kHz or 200kHz nominal), enabling fixed-frequency operation with low EMI.
Regulation relies on internal 1.25V reference (REF), FBP and FBN feedback comparators with thresholds of 1.24V (±3%) and −0.1V respectively, and POK assertion when both outputs reach ≥90% of target. The SEQ pin selects startup order, while SHDN enables 0.1µA shutdown mode with full output disable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | +2.7V to +5.5V - supports single-cell Li-ion or 3.3V/5V system rails without pre-regulation. |
| Positive Output Range | +VP to +24V - VP is tied to VDD; allows scalable bias for high-voltage CCD clocks or LCD gate drivers. |
| Negative Output Range | −9V minimum - limited by VDD–VOUT− ≤14.5V; enables standard CCD substrate biasing. |
| Output Ripple | 30mVp-p - measured at 10mA load; meets low-noise requirements for analog sensor signal chains. |
| Switching Frequency | 220kHz or 400kHz (internal); 200–480kHz (sync) - permits EMI filtering and predictable external component sizing. |
| Quiescent Current | 0.8mA (idle), 0.1µA (shutdown) - ensures battery longevity in portable imaging systems. |
| Output Current | 10mA per rail - sufficient for biasing small-area CCDs and segment LCDs without external boost stages. |
Pinout & Package
MAX685EEE is packaged in a 16-pin QSOP (0.150" wide, 0.025" lead pitch), with exposed pad not connected internally. Pin functions are electrically validated per Maxim's datasheet revision 1 (June 2003).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Supply Input | Bypassed with ≥1.0µF ceramic capacitor; powers internal logic and gate drivers. |
| VP | Positive Output Reference | Connected to VDD; sets upper limit for positive output voltage (VOUT+ ≤ VP). |
| SHDN | Logic-Controlled Shutdown | Active-low; pulls both outputs to 0V and reduces supply current to 0.1µA. |
| SEQ | Power-On Sequence Select | High = positive output powers first; low = negative output powers first - prevents latch-up in cascaded bias networks. |
| SYNC | External Clock Synchronization | Accepts 200–480kHz square wave; overrides internal oscillator to align switching with system clock domain. |
| POK | Open-Drain Power-OK Indicator | High-Z when both outputs are ≥90% of regulation; sinks 2mA when fault detected - used for system-level power sequencing. |
| FBP | Positive Output Feedback | Resistor divider from VOUT+ to GND sets output via 1.24V threshold - enables precise programmable bias. |
| FBN | Negative Output Feedback | Resistor divider from VOUT− to REF sets output via −0.1V threshold - decouples negative rail tuning from positive rail. |
| LXP / LXN | Switching Inductor Nodes | N-channel (LXN) and P-channel (LXP) internal MOSFET drains - drive external inductor with 440mA current limit and 0.6Ω on-resistance. |
| REF | 1.25V Precision Reference | Stable 1.25V ±1% output; bypassed with 0.22µF ceramic cap - serves as bias for FBN divider and external circuitry. |
| GND / PGND | Analog & Power Ground | Separate pins minimize noise coupling between control logic and high-current switching paths. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-output regulation with single inductor | Reduces BOM count and PCB area vs. dual-converter solutions; eliminates inter-rail coupling in shared magnetic path. |
| 30mVp-p output ripple | Meets CCD analog signal chain noise floor requirements without additional LDO post-regulation. |
| Selectable power-on sequencing (SEQ) | Prevents reverse-bias stress on CCD photodiodes or LCD segments during startup transients. |
| 0.1µA shutdown current | Enables >1-year standby in battery-powered camcorders without compromising fast wake-up response. |
| External clock synchronization (SYNC) | Eliminates beat frequencies in multi-rail systems; simplifies EMI compliance testing across variable load conditions. |
Applications
| CCD Imaging Systems | LCD Bias Generation |
|---|---|
Use Scenario: Providing isolated +15V and −7.5V bias for interline-transfer CCD image sensors in digital cameras. IC Role / Device Role / Timing Role: Dual-rail DC-DC converter generating synchronized, low-noise analog supply rails for pixel clock drivers and substrate bias. Use Value: 30mVp-p ripple prevents spurious pattern noise in captured images; SEQ control avoids CCD well overflow during power-up. |
Use Scenario: Generating gate-on (+20V) and gate-off (−10V) voltages for active-matrix LCD column drivers in notebooks. IC Role / Device Role / Timing Role: Compact dual-output converter delivering programmable, independently regulated rails for TFT gate control logic. Use Value: Single-inductor topology minimizes solution size in thin-bezel displays; 220kHz/400kHz switching enables optimal capacitor selection for transient response. |
| Digital Camcorder Front-End | Portable Medical Imaging Sensors |
Use Scenario: Powering CCD analog front-end and LCD viewfinder in handheld camcorders with single Li-ion cell input. IC Role / Device Role / Timing Role: Primary bias generator converting 3.3V system rail into ±9V rails for CCD clock buffers and LCD contrast control. Use Value: 0.1µA shutdown current extends battery life between recordings; POK output validates rail integrity before sensor activation. |
Use Scenario: Supplying precision ±5V bias for CMOS image sensor analog signal conditioning in portable ultrasound probes. IC Role / Device Role / Timing Role: Low-noise dual-rail converter supporting high-dynamic-range ADC reference and op-amp biasing. Use Value: REF pin provides stable 1.25V reference for external DACs; FBP/FBN feedback enables rail trimming to match sensor datasheet tolerances. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC-DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX686EEE | Same pinout and architecture but rated for −12V negative output (vs. −9V); higher LX current limit (500mA vs. 440mA). | Supports deeper negative bias for newer CCD architectures requiring extended substrate depletion. | Select MAX686EEE when VOUT− < −9V is required and layout reuse is critical. |
| TPS65131RGTR | 3mm × 3mm QFN-16; integrated Schottky diodes; fixed +15V/−15V outputs (no resistor programming). | Targeted at LCD bias only; lacks SEQ, POK, and programmable outputs - unsuitable for CCD sequencing. | Choose TPS65131RGTR for cost-sensitive LCD-only designs where fixed outputs and smaller footprint outweigh flexibility needs. |
Compared with MAX685EEE, MAX686EEE extends negative output capability and current drive for next-gen imaging sensors, while TPS65131RGTR trades programmability and sequencing for integration and size - making MAX685EEE the optimal choice for mixed CCD/LCD systems requiring design flexibility and rail coordination.
Availability
MAX685EEE is available at Aetrix Electronics and suitable for CCD imaging systems, LCD bias generation, and portable medical sensor designs requiring stable component supply across extended temperature ranges (−40°C to +85°C).
Supply support for MAX685EEE includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and consumer applications.
The MAX685EEE belongs to Maxim's precision DC-DC converter product line, engineered specifically for low-noise, dual-rail bias generation in imaging and display subsystems where compact size, sequencing control, and ripple performance are critical.
FAQ
What is the maximum negative output voltage achievable with the MAX685EEE?
The MAX685EEE guarantees a minimum negative output of −9V under standard conditions. With external components (charge pump configuration per Figure 4 in the datasheet), it can deliver down to −16V. However, the absolute constraint is that the voltage difference between VDD and VOUT− must not exceed 14.5V - so lower VDD values enable larger magnitude negative outputs. The MAX685EEE datasheet specifies this limit explicitly in Note 1 of the Electrical Characteristics table.
Does the MAX685EEE support independent regulation of both outputs simultaneously?
Yes, the MAX685EEE uses two independent PWM current-mode regulators - one for the positive rail (controlled via FBP) and one for the negative rail (controlled via FBN). Each regulates its respective output against dedicated internal thresholds (1.24V for FBP, −0.1V for FBN), allowing simultaneous, stable operation even with mismatched loads. This dual-loop architecture is confirmed in the Functional Diagram (Figure 1) and Detailed Description section of the MAX685EEE datasheet.
Can the MAX685EEE be synchronized to an external clock, and what is the valid frequency range?
Yes, the MAX685EEE supports external clock synchronization via the SYNC pin. It accepts square-wave inputs from 200kHz to 480kHz. When synchronized, each output switches at half the applied SYNC frequency (e.g., 300kHz SYNC → 150kHz per rail). The internal oscillator operates at 220kHz (SYNC = GND) or 400kHz (SYNC = VDD). This capability is documented in the Electrical Characteristics table and Applications Information section of the MAX685EEE datasheet.
What is the purpose of the SEQ pin on the MAX685EEE, and how does it affect startup behavior?
The SEQ pin on the MAX685EEE controls power-on sequencing order: when SEQ = VDD, the positive output powers up first; when SEQ = GND, the negative output powers up first. During sequencing, the unpowered rail remains disabled until the powered rail reaches ≥90% of regulation. This prevents reverse-bias stress in CCDs and improper LCD gate activation. The behavior is verified in the Start-Up waveforms (Figures 11 and 12) and described in the SEQ and Power OK (POK) subsection of the MAX685EEE datasheet.
How does the POK (Power-OK) output function on the MAX685EEE?
The POK output on the MAX685EEE is an open-drain indicator that goes high-impedance only when both outputs are within ≥90% of their target voltages. If either output falls below that threshold, POK pulls low (≤0.4V at 2mA sink). During shutdown, POK remains high-impedance. A 100kΩ pull-up to VDD is required. This real-time dual-rail monitoring function is specified in the POK Comparators table and illustrated in the Start-Up and Line-Transient Response waveforms of the MAX685EEE datasheet.
MAX685EEE Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- 2
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
MAX685EEE FAQ
1.How can I place an order for MAX685EEE through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX685EEE on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX685EEE reliable?
The price and inventory of MAX685EEE are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX685EEE is usually 5 days.
3.What payment methods are accepted for MAX685EEE?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX685EEE transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX685EEE?
MAX685EEE orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX685EEE order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX685EEE?
For technical support, including MAX685EEE datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX685EEE requirements.
6.How does Aetrix verify that MAX685EEE is sourced from the original manufacturer or authorized distributors?
All MAX685EEE products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX685EEE meets industry standards.
7.What is the process for return or replacement of MAX685EEE?
All MAX685EEE units undergo pre-shipment inspection (PSI). If there is an issue with MAX685EEE, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX685EEE part is unused and in its original packaging.
Return procedure for MAX685EEE:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX685EEE Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

