Analog Devices Inc./Maxim Integrated MAX6872ETJ+
- Part No.:
- MAX6872ETJ+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
MAX6872ETJ+.pdf
- Description:
- IC SEQUENCE/SUPERVISOR 32TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,762
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6872ETJ+ from Maxim Integrated is an EEPROM-configurable, hex-input power-supply sequencer/supervisor with six voltage detector inputs (IN1–IN6), eight programmable outputs (PO1–PO8), and four general-purpose logic inputs (GPI1–GPI4). It supports dual-threshold undervoltage/overvoltage detection, 25µs–1600ms programmable output delays, ±1% threshold accuracy, and I²C/SMBus configuration interface. It is used in multimicroprocessor server power sequencing where precise multi-rail timing and fault logging are required.
For engineers reviewing the MAX6872ETJ+ datasheet, MAX6872ETJ+ pinout, MAX6872ETJ+ application, or MAX6872ETJ+ equivalent, this page delivers verified technical context, real-world sequencing use cases, validated alternatives, and supply-chain support for high-reliability embedded power management design.
Technical Context
The MAX6872ETJ+ integrates six independent voltage detectors-IN1 (high-voltage, +1.25V to +13.2V), IN2 (bipolar, ±1.25V to ±15.25V), and IN3–IN6 (positive, +0.5V to +5.5V)-each configurable for dual-threshold detection. Its internal 1.25V reference enables ±1% threshold accuracy across –40°C to +85°C.
All eight outputs (PO1–PO8) are individually programmable as active-high, active-low, open-drain, weak pullup, push-pull, or charge-pump (PO1–PO4 only), with timing delays set via registers from 25µs to 1600ms. A fault register logs assertion causes (e.g., undervoltage on IN3, manual reset), and two watchdog timers support GPI- or PO-triggered timeout clearing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN1 (+1.25V to +13.2V), IN2 (±1.25V to ±15.25V), IN3–IN6 (+0.5V to +5.5V); powers device via virtual diode-OR from highest valid rail |
| Voltage Threshold Accuracy | ±1% at +25°C, ±1.5% over –40°C to +85°C - ensures reliable rail monitoring without calibration |
| Programmable Output Count | 8 outputs (PO1–PO8), each independently configurable for logic state, drive type, and delay - enables full system sequencing control |
| Output Timing Delay Range | 25µs to 1600ms per output - supports fine-grained startup/shutdown sequencing across diverse power domains |
| Serial Interface | I²C/SMBus-compatible (400kHz max), with A0/A1 addressing for up to 4 devices on one bus - simplifies configuration in dense multi-sequencer systems |
| User EEPROM | 4kb internal user EEPROM (100,000 write cycles, 10-year retention) - stores system-specific settings, calibration data, or firmware metadata |
| Operating Temperature | –40°C to +85°C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
MAX6872ETJ+ uses a 32-pin 7mm × 7mm thin QFN package (T3277-2) with exposed paddle (EP) internally connected to GND. ABP and DBP require 1µF ceramic bypass capacitors close to the pins. All voltage inputs (IN1–IN6) and logic inputs (GPI1–GPI4, MR, MARGIN) are internally pulled down or up via 10µA current sources.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PO1–PO8 | Programmable output stages | Configurable as active-high/low, open-drain, weak pullup, push-pull (PO5–PO8), or charge-pump (PO1–PO4); each asserts based on programmed conditions and delays |
| IN1–IN6 | Voltage detector inputs | IN1: high-voltage rail monitor (1.25–13.2V); IN2: bipolar rail monitor (±1.25–±15.25V); IN3–IN6: positive low-voltage rails (0.5–5.5V) |
| GPI1–GPI4 | General-purpose logic inputs | Internally pulled to GND with 10µA sink; configurable as watchdog triggers or output enable controls |
| MR / MARGIN | Manual reset and margin disable inputs | Both internally pulled up to DBP (10µA); MARGIN overrides MR when both asserted; used for board-level test and voltage margining |
| SDA / SCL / A0 / A1 | I²C/SMBus interface | Open-drain SDA/SCL require external pullups; A0/A1 set device address (00–11) for multi-drop bus operation |
| ABP / DBP | Internal analog/digital power supplies | ABP = regulated analog supply (≈max(IN3–IN6) or +5.4V from IN1); DBP = +2.55V digital supply; neither intended for external load |
Key Features
| Feature | Design Value |
|---|---|
| Dual-threshold voltage detection | Each of six inputs supports primary (undervoltage) and secondary (undervoltage or overvoltage) thresholds - enables robust fault discrimination in multi-rail systems |
| Charge-pump output capability | PO1–PO4 drive n-channel FET gates up to VABP + 5V - eliminates need for external level-shifters in high-side MOSFET sequencing |
| Fault event logging | Dedicated fault register records cause (e.g., "IN4 undervoltage", "MR assertion") for each output assertion - accelerates field failure root-cause analysis |
| Two independent watchdog timers | Each programmable from 6.25ms to 102.4s; clearable by GPI input, PO output, or combination - supports flexible system health monitoring |
| EEPROM-based configuration persistence | Configuration EEPROM retains settings across power cycles; user EEPROM stores application data - enables field-updatable sequencing logic |
Applications
| Server Power Sequencing | Telecom Central Office Shelf |
|---|---|
|
Use Scenario: Sequencing 12V, 5V, 3.3V, 1.8V, and 1.2V rails in a dual-CPU server motherboard with strict ramp-time and hold-time requirements. IC Role / Device Role / Timing Role: Primary sequencer supervising all DC/DC converter enable signals, detecting rail faults, and asserting system reset on any undervoltage condition. Use Value: Eliminates discrete timing RC networks and comparator-based supervisors; reduces BOM count by 7+ components while enabling post-deployment reconfiguration via I²C. |
Use Scenario: Managing redundant -48V DC distribution, +3.3V control plane, and +12V fan supply in a carrier-grade line card with hot-swap and fault-isolation requirements. IC Role / Device Role / Timing Role: Bipolar IN2 monitors -48V rail; IN1 tracks +12V fan supply; PO outputs control hot-swap controllers and isolate faulty modules. Use Value: Single-chip solution replaces three discrete supervisors; ±1% threshold accuracy ensures compliance with GR-1089 immunity limits under temperature variation. |
| Storage Controller Board | Industrial Multimicroprocessor System |
|
Use Scenario: Coordinating power-up of NVMe SSD controller, DRAM, flash memory, and PCIe switch on a storage accelerator card. IC Role / Device Role / Timing Role: Eight outputs drive individual EN pins; GPI inputs monitor FPGA DONE status and thermal shutdown signals to gate sequencing. Use Value: Programmable 25µs–1600ms delays meet JEDEC JESD22-B117A stress-test timing windows; fault register captures first-failure event for diagnostics. |
Use Scenario: Sequencing isolated 24V, 5V, and 3.3V supplies feeding PLC CPU, I/O isolators, and analog front-end in harsh factory environments. IC Role / Device Role / Timing Role: Supervises all rails; MR input tied to emergency stop button; MARGIN input used for production voltage margin testing. Use Value: –40°C to +85°C operation and 100k-cycle EEPROM ensure long-term reliability; charge-pump outputs directly drive 24V-side MOSFETs without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6873ETJ+ | 4 voltage inputs (IN1, IN2, IN3, IN4), 5 programmable outputs (PO1–PO5), same package and interface - lacks IN5/IN6 and PO6–PO8 | Suitable for simpler 4-rail systems; lower pin count reduces PCB routing complexity but limits scalability | Select MAX6873ETJ+ when sequencing ≤4 critical rails and space/cost constraints outweigh flexibility needs |
| TPS659122ZQV | TI PMIC with integrated DC/DC converters and LDOs; 6 voltage monitors, 12 GPIOs; no charge-pump outputs; different I²C register map | Targets SoC power delivery (e.g., Sitara AM57x); includes regulation, not just sequencing/supervision | Choose TPS659122ZQV only when replacing both sequencer and regulators; MAX6872ETJ+ remains optimal for pure sequencing with external converters |
Compared with MAX6873ETJ+, the MAX6872ETJ+ provides two additional voltage inputs and three extra programmable outputs for complex multi-domain systems; compared with TPS659122ZQV, it offers superior voltage threshold resolution (10mV vs. typical 50mV), charge-pump gate drive, and dedicated fault logging - making it the preferred choice for high-precision, external-converter-based sequencing.
Availability
MAX6872ETJ+ is available at Aetrix Electronics and suitable for telecommunications central office systems, enterprise server platforms, and industrial multimicroprocessor equipment requiring stable component supply and long-term lifecycle support.
Supply support for MAX6872ETJ+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, communications, and computing applications.
The MAX6872ETJ+ belongs to Maxim's EEPROM-programmable power-supply sequencer family, engineered specifically for high-reliability, field-configurable sequencing in multimicroprocessor and multi-voltage systems where deterministic timing and fault visibility are critical.
FAQ
What is the maximum number of voltage rails the MAX6872ETJ+ can monitor?
The MAX6872ETJ+ monitors up to six independent voltage rails via dedicated inputs: IN1 (high-voltage), IN2 (bipolar), and IN3–IN6 (positive low-voltage). Each supports dual-threshold detection, allowing simultaneous undervoltage and overvoltage monitoring per rail - essential for comprehensive power integrity validation in servers and telecom gear. The MAX6872ETJ+ does not share inputs; all six are fully independent.
Does the MAX6872ETJ+ support charge-pump outputs, and which pins provide this function?
Yes, the MAX6872ETJ+ supports charge-pump outputs on PO1–PO4 only. These outputs swing from 0V to (VABP + 5V), enabling direct drive of n-channel high-side MOSFET gates without external level shifters. PO5–PO8 are push-pull or open-drain only and cannot generate boosted voltages. This architecture allows the MAX6872ETJ+ to sequence both high- and low-side FETs within a single device.
How is the MAX6872ETJ+ powered, and what happens if multiple supply inputs are active?
The MAX6872ETJ+ is powered via a virtual diode-OR circuit selecting among IN1 (if ≥+6.5V) or the highest valid voltage among IN3–IN6 (if ≥+2.7V). If +4V < IN1 < +6.5V and any IN3–IN6 > +2.7V, the power source is indeterminate due to LDO dropout. ABP reflects the selected supply (≈max(IN3–IN6) or +5.4V), and all outputs remain functional only when ABP exceeds the 2.5V UVLO threshold - ensuring reliable operation during brownout conditions.
Can the MAX6872ETJ+ be used in systems requiring watchdog functionality?
Yes, the MAX6872ETJ+ integrates two fully independent watchdog timers, each programmable from 6.25ms to 102.4s. Each timer can be cleared by GPI inputs, programmable outputs, or combinations thereof - supporting flexible health-check architectures. Watchdog timeout events log to the fault register and can assert any configured PO_, enabling system-level recovery actions like processor reset or power cycle initiation.
What is the role of the MARGIN input on the MAX6872ETJ+?
The MARGIN input on the MAX6872ETJ+ provides hardware-based voltage margining control during manufacturing test. When pulled low, it forces programmable outputs into a defined state (e.g., disable power rails) or holds them in their current state - allowing safe verification of system behavior under out-of-spec voltage conditions. MARGIN internally pulls up to DBP (2.55V) with 10µA and takes precedence over MR if both are asserted simultaneously.
MAX6872ETJ+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 6
- Voltage - Threshold:
- 8 Selectable Threshold Combinations
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TQFN (5x5)
MAX6872ETJ+ FAQ
1.How can I place an order for MAX6872ETJ+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6872ETJ+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6872ETJ+ reliable?
The price and inventory of MAX6872ETJ+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6872ETJ+ is usually 5 days.
3.What payment methods are accepted for MAX6872ETJ+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6872ETJ+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6872ETJ+?
MAX6872ETJ+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6872ETJ+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6872ETJ+?
For technical support, including MAX6872ETJ+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6872ETJ+ requirements.
6.How does Aetrix verify that MAX6872ETJ+ is sourced from the original manufacturer or authorized distributors?
All MAX6872ETJ+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6872ETJ+ meets industry standards.
7.What is the process for return or replacement of MAX6872ETJ+?
All MAX6872ETJ+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6872ETJ+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6872ETJ+ part is unused and in its original packaging.
Return procedure for MAX6872ETJ+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6872ETJ+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

