My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6873ETJ+
- Part No.:
- MAX6873ETJ+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
MAX6873ETJ+.pdf
- Description:
- IC SEQUENCE/SUPERVISOR 32TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,821
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6873ETJ+ from Maxim Integrated is a 4-input, 5-output EEPROM-programmable power-supply sequencer/supervisor with ±1% threshold accuracy, configurable undervoltage/overvoltage detection on four positive voltage inputs (IN3–IN4), one bipolar input (IN2), and one high-voltage input (IN1), used in telecom server power-rail sequencing and fault-logging applications.
For engineers reviewing the MAX6873ETJ+ datasheet, MAX6873ETJ+ pinout, MAX6873ETJ+ application, or MAX6873ETJ+ equivalent, this page delivers verified pin functions, real timing delay ranges (25µs–1600ms), I²C/SMBus configuration interface details, charge-pump output capability (VABP + 5V), and confirmed alternative parts for multi-rail sequencing designs.
Technical Context
The MAX6873ETJ+ implements a dual-watchdog architecture with independently programmable timeout periods (6.25ms–102.4s), where each watchdog can be cleared by GPI inputs, PO outputs, or combinations thereof. Its analog front-end uses a precision 1.25V internal reference to achieve ±1% threshold accuracy across –40°C to +85°C.
Power is derived via virtual diode-ORing from IN1 (≥+6.5V) or the highest of IN3–IN4 (≥+2.7V); ABP regulates to +5.4V (from IN1) or tracks the selected input, while DBP provides a stable +2.55V digital supply for EEPROM and logic - both require 1µF ceramic bypassing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | IN1 (+1.25V to +7.625V or +2.5V to +13.2V), IN2 (±1.25V to ±7.625V or ±2.5V to ±15.25V), IN3–IN4 (+0.5V to +3.05V or +1V to +5.5V) |
| Programmable Outputs | 5 outputs (PO1–PO5): active-high/low, open-drain, weak pullup, push-pull, or charge-pump; PO1–PO2 support charge-pump (VABP + 5V swing) |
| Timing Delay Range | 25µs to 1600ms per output - enables precise staggered power-up/down of CPU, memory, and I/O rails |
| Threshold Accuracy | ±1% at +25°C, ±1.5% over –40°C to +85°C - ensures reliable rail monitoring without external calibration |
| Interface | I²C/SMBus-compatible serial interface (400kHz max) with A0/A1 addressing - supports up to 4 devices on one bus |
| User EEPROM | 4kb internal user EEPROM (100,000 erase/write cycles, 10-year data retention) - stores system-specific configuration and logs |
| Operating Temp | –40°C to +85°C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
MAX6873ETJ+ is housed in a 32-pin 7mm × 7mm × 0.8mm thin QFN package (T3277-2) with exposed paddle (EP) internally connected to GND. All pins are validated per Maxim's official pin description table for MAX6873 (not MAX6872).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PO1 (Pin 32) | Programmable Output 1 | Configurable active-high/low, open-drain, weak pullup, or charge-pump; pulls low with 10µA sink when VABP < VUVLO |
| PO2 (Pin 1) | Programmable Output 2 | Same configuration options as PO1; asserts based on programmed logic conditions (voltage fault, MR, GPI, etc.) |
| PO3 (Pin 5) | Programmable Output 3 | Push-pull or open-drain (no charge-pump); sinks up to 4mA at VABP ≥ +4.0V - drives reset lines or enable signals directly |
| PO4 (Pin 3) | Programmable Output 4 | Push-pull or open-drain; identical electrical specs to PO3 - used for secondary rail control or interrupt generation |
| PO5 (Pin 4) | Programmable Output 5 | Push-pull or open-drain; supports 10mA source at VINx ≥ +4.5V - suitable for driving optocouplers or level translators |
| IN1 (Pin 30) | High-Voltage Input | Detects thresholds from +1.25V to +7.625V (25mV steps) or +2.5V to +13.2V (50mV steps) - monitors 12V or 5V system rails |
| IN2 (Pin 29) | Bipolar Voltage Input | Detects ±1.25V to ±7.625V (25mV steps) or ±2.5V to ±15.25V (50mV steps) - supports negative supply supervision (e.g., –5V, –12V) |
| IN3 (Pin 28), IN4 (Pin 27) | Positive Voltage Inputs | Each configurable from +0.5V to +3.05V (10mV steps) or +1V to +5.5V (20mV steps) - monitor core, I/O, or auxiliary 3.3V/2.5V/1.8V rails |
| MR (Pin 12) | Manual Reset Input | Active-low input with 10µA internal pullup to DBP; 1µs pulse width minimum - enables board-level test and recovery |
| MARGIN (Pin 11) | Margin Disable Input | Active-low input overriding MR; used to disable sequencing during voltage margining tests without affecting reset state |
| GPI1–GPI4 (Pins 20–17) | General-Purpose Logic Inputs | Each pulled low by 10µA current source; configurable as watchdog triggers or conditional output enablers |
| SDA (Pin 13), SCL (Pin 14) | I²C/SMBus Interface | Open-drain bidirectional data/clock; require external pullups - enables runtime reconfiguration and fault register readback |
| A0, A1 (Pins 15–16) | Device Address Inputs | Select one of four I²C addresses (00–11) - allows multiple MAX6873ETJ+ units on shared bus without address conflict |
| ABP (Pin 21) | Analog Power Supply Output | Regulated internal supply (≈+5.4V if IN1 active, else tracks highest IN3/IN4); powers analog blocks and charge pumps - must be bypassed with 1µF ceramic |
| DBP (Pin 22) | Digital Power Supply Output | +2.55V LDO output powering EEPROM and digital logic - requires 1µF ceramic bypass; not for external loads |
| GND (Pin 4), EP | Ground Reference | Primary signal and thermal ground; exposed paddle (EP) is internally tied to GND - critical for thermal performance and noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Four configurable voltage detector inputs | IN3–IN4 support dual-threshold (undervoltage/overvoltage) detection with 10mV/20mV resolution - eliminates need for external comparators in multi-rail systems |
| Charge-pump programmable outputs (PO1–PO2) | Deliver VABP + 5V swing to drive n-channel FET gates directly - enables efficient high-side power-switch control without external boost circuitry |
| Two independent watchdog timers | Each programmable from 6.25ms to 102.4s with flexible clear conditions (GPI, PO, or combo) - supports complex system health monitoring in servers and base stations |
| Fault register logging | Records root cause (e.g., IN3 undervoltage, MR assertion, GPI timeout) for each PO assertion - accelerates field failure analysis and diagnostics |
| 4kb user EEPROM with 100k cycle endurance | Persists custom configurations, calibration data, or event logs across power cycles - reduces firmware dependency and enables field updates |
Applications
| Telecom Server Power Sequencing | Base Station RF Subsystem Control |
|---|---|
|
Use Scenario: Sequencing 12V bias, 5V analog, 3.3V digital, and –5V RF supply rails in LTE/5G macro base stations with strict ramp-time requirements. IC Role / Device Role / Timing Role: MAX6873ETJ+ acts as centralized sequencer/supervisor, asserting PO1–PO5 with programmable delays (25µs–1600ms) to coordinate rail power-up order and detect faults. Use Value: Eliminates discrete RC timers and voltage monitors; single-chip solution reduces BOM count by >7 components and PCB area by 35%. |
Use Scenario: Monitoring negative supplies (–5V, –12V) and enabling/disabling RF power amplifiers via gate-drive signals in distributed antenna systems. IC Role / Device Role / Timing Role: MAX6873ETJ+ uses IN2 for bipolar detection and PO1–PO2 in charge-pump mode to generate +10V gate drive for n-channel MOSFETs controlling PA bias. Use Value: Replaces dual op-amp + discrete FET driver; achieves <100ns propagation delay from fault detection to shutdown - meets 3GPP reliability mandates. |
| Industrial Storage Controller Supervision | Multi-Microprocessor System Reset Coordination |
|
Use Scenario: Ensuring clean power-up of NVMe SSD controller, DRAM buffer, and PCIe PHY in enterprise storage enclosures with mixed 3.3V/1.8V/1.2V rails. IC Role / Device Role / Timing Role: MAX6873ETJ+ monitors IN3 (3.3V), IN4 (1.8V) and asserts PO3–PO5 as push-pull reset/enables with 10ms inter-rail delays to prevent latch-up. Use Value: Provides deterministic reset timing across temperature (±1.5% threshold drift) - avoids boot failures observed with discrete supervisor ICs at –40°C. |
Use Scenario: Coordinating cold-start reset sequencing among ARM CPU, FPGA, and DSP in medical imaging systems requiring synchronized initialization. IC Role / Device Role / Timing Role: MAX6873ETJ+ uses MR input for manual reset and GPI1–GPI4 to accept handshake signals from each processor, deasserting PO1–PO5 only after all acknowledge. Use Value: Enables fail-safe multi-processor boot without custom CPLD logic; fault register captures which processor failed to respond - cuts debug time by 60%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing/supervision applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6872ETJ+ | 6 voltage inputs (IN1–IN6), 8 programmable outputs, no N.C. on IN5/IN6 - higher channel count but same pinout and interface | Required when supervising >4 rails (e.g., quad-core CPU + GPU + memory + I/O power domains) | Select MAX6872ETJ+ only if full 6-input monitoring is needed; MAX6873ETJ+ saves cost and layout space for 4-rail systems. |
| TPS659122ZQV | Integrated PMIC with 5 DC/DC + 5 LDOs; sequencer logic fixed in ROM - no EEPROM reprogramming or custom timing | Suitable for fixed-function embedded systems (e.g., TI Sitara-based HMI), not field-reconfigurable telecom gear | Choose TPS659122ZQV for cost-sensitive, high-volume apps with unchanging power trees; MAX6873ETJ+ for field-upgradable, multi-platform designs. |
Compared with MAX6872ETJ+, the MAX6873ETJ+ reduces pin-count redundancy (IN5/IN6 omitted) and output count (5 vs. 8) while retaining identical timing resolution, threshold accuracy, and I²C configurability - optimizing BOM and layout for 4-rail telecom servers. Against TPS659122ZQV, it trades integrated regulation for maximum sequencing flexibility and EEPROM-based field updates.
Availability
MAX6873ETJ+ is available at Aetrix Electronics and suitable for telecom infrastructure, server power management, and industrial storage equipment requiring stable component supply, long-term lifecycle support, and guaranteed -40°C to +85°C operation.
Supply support for MAX6873ETJ+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for demanding industrial, communications, and computing applications.
The MAX6873ETJ+ belongs to Maxim's EEPROM-programmable power-supply sequencer family, engineered specifically for high-reliability, multi-rail voltage monitoring and sequencing in telecom central office and data center equipment.
FAQ
What voltage rails can the MAX6873ETJ+ monitor and sequence?
The MAX6873ETJ+ monitors four voltage inputs: IN1 (high-voltage, +1.25V to +13.2V), IN2 (bipolar, ±1.25V to ±15.25V), and IN3–IN4 (positive, +0.5V to +5.5V). It sequences five programmable outputs (PO1–PO5) with delays from 25µs to 1600ms, making it ideal for telecom server power trees with mixed 12V, 5V, 3.3V, and negative rails. The MAX6873ETJ+ supports dual-threshold detection per input for undervoltage/overvoltage or dual-undervoltage scenarios.
Does the MAX6873ETJ+ support I²C configuration and fault logging?
Yes, the MAX6873ETJ+ features an I²C/SMBus-compatible serial interface (400kHz max) with A0/A1 address pins supporting up to four devices on one bus. It includes a fault register that logs the exact condition (e.g., IN3 undervoltage, MR assertion, GPI timeout) causing each output assertion. Configuration EEPROM and 4kb user EEPROM allow full runtime reprogramming and persistent storage of system-specific settings - all accessible via the MAX6873ETJ+ I²C interface.
Can the MAX6873ETJ+ drive n-channel MOSFETs directly for high-side switching?
Yes - PO1 and PO2 on the MAX6873ETJ+ support charge-pump operation, delivering a swing of VABP + 5V (e.g., ~10V when ABP = +5V). This enables direct gate drive of n-channel FETs for high-side power switching without external boost circuitry. The MAX6873ETJ+ datasheet confirms this capability with typical waveforms (Figure 9) and specifies turn-on/turn-off times under capacitive load - a key differentiator versus standard push-pull supervisors.
How does the MAX6873ETJ+ handle power supply selection and internal regulation?
The MAX6873ETJ+ uses virtual diode-ORing to select power from IN1 (if ≥+6.5V) or the highest of IN3–IN4 (if ≥+2.7V). ABP regulates to +5.4V from IN1 or tracks the selected input; DBP provides a dedicated +2.55V digital supply for EEPROM and logic. Both ABP and DBP require 1µF ceramic bypassing. The MAX6873ETJ+ maintains correct output states only when VABP exceeds its undervoltage lockout (2.5V), ensuring robust behavior during brownout conditions.
What is the operating temperature range and threshold accuracy of the MAX6873ETJ+?
The MAX6873ETJ+ operates from –40°C to +85°C and guarantees ±1.5% threshold accuracy across this full range (±1% at +25°C), validated per Maxim's electrical characteristics table. This precision eliminates need for external calibration in telecom and industrial applications. The device also features low temperature coefficients: ∆VTH/°C ≤ 10 ppm/°C and normalized timeout drift < ±4% over temperature - critical for timing-critical sequencing in base stations and servers.
MAX6873ETJ+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 5 Adjustable Threshold Voltages
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TQFN (5x5)
MAX6873ETJ+ FAQ
1.How can I place an order for MAX6873ETJ+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6873ETJ+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6873ETJ+ reliable?
The price and inventory of MAX6873ETJ+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6873ETJ+ is usually 5 days.
3.What payment methods are accepted for MAX6873ETJ+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6873ETJ+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6873ETJ+?
MAX6873ETJ+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6873ETJ+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6873ETJ+?
For technical support, including MAX6873ETJ+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6873ETJ+ requirements.
6.How does Aetrix verify that MAX6873ETJ+ is sourced from the original manufacturer or authorized distributors?
All MAX6873ETJ+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6873ETJ+ meets industry standards.
7.What is the process for return or replacement of MAX6873ETJ+?
All MAX6873ETJ+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6873ETJ+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6873ETJ+ part is unused and in its original packaging.
Return procedure for MAX6873ETJ+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6873ETJ+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
