My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6875ETJ
- Part No.:
- MAX6875ETJ
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 32-WQFN Exposed Pad
- Datasheet:
-
MAX6875ETJ.pdf
- Description:
- POWER-SUPPLY SEQUENCER
- Quantity:
- Payment:
- Shipping:
Inventory:984
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6875ETJ from Maxim Integrated is a quad-voltage, EEPROM-programmable power-supply sequencer/supervisor with four configurable voltage detector inputs (IN1–IN4), three general-purpose logic inputs (GPI1–GPI3), and five programmable open-drain outputs (PO1–PO5). It supports undervoltage monitoring across 0.5V–13.2V ranges with ±1% threshold accuracy, 25µs–1600ms programmable output delays, and SMBus/I²C configuration interface - deployed in multi-rail server power-up sequencing.
For engineers reviewing the MAX6875ETJ datasheet, MAX6875ETJ pinout, MAX6875ETJ application, or MAX6875ETJ equivalent, this device delivers precise, field-reprogrammable control of power sequencing timing, margining disable, manual reset assertion, and watchdog-triggered output behavior in telecom and storage systems requiring deterministic rail enable order and fault response.
Technical Context
The MAX6875ETJ implements a dual-domain analog/digital architecture: analog comparators with 1.25V internal reference feed into a register-controlled logic network that drives five open-drain outputs via independently programmable timing blocks. Its virtual diode-OR power selection chooses between IN1 (≥+4V) or highest of IN3/IN4 (≥+2.7V) to generate ABP (+5.4V LDO) and DBP (+2.55V digital supply).
Each voltage input (IN1–IN4) supports user-defined undervoltage thresholds - IN1: +1.25V to +7.625V (25mV steps) or +2.5V to +13.2V (50mV steps); IN2: +1.25V to +3.05V or +2.5V to +5.5V; IN3/IN4: +0.5V to +3.05V (10mV) or +1.0V to +5.5V (20mV). All outputs are configurable as active-high or active-low with 10µA pulldown during UVLO.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Input Range | IN1: +4V to +13.2V; IN3/IN4: +2.7V to +5.5V - powers device via diode-OR selection without external regulator |
| Voltage Detector Count | 4 inputs (IN1–IN4) - supports independent undervoltage monitoring of primary, auxiliary, and core rails |
| Programmable Outputs | 5 open-drain outputs (PO1–PO5) - each configurable for active-high/low assertion and 25µs–1600ms deassertion delay |
| Threshold Accuracy | ±1% over –40°C to +85°C - ensures reliable trip point across temperature without calibration |
| Interface Protocol | SMBus/I²C-compatible serial interface (400kHz max) - enables in-system configuration and EEPROM read/write |
| User EEPROM | 4kb internal user EEPROM (100k write cycles, 10-year retention) - stores system-specific settings and logs |
| Operating Temperature | –40°C to +85°C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
MAX6875ETJ is housed in a 32-pin 7mm × 7mm × 0.8mm thin QFN package (T3277-2) with exposed paddle (EP) internally connected to GND. Pin functions are validated per Maxim's official pin description table for MAX6875 (not MAX6874), confirming 5 dedicated PO pins, 4 IN pins, 3 GPI pins, MR/MARGIN, SDA/SCL, A0, ABP/DBP, and GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PO1 (Pin 32) | Programmable Output 1 | Open-drain output with 10µA internal pulldown below UVLO; asserts based on IN/GPI/watchdog logic and programmed delay |
| PO2 (Pin 1) | Programmable Output 2 | Same electrical behavior as PO1; used for secondary rail enable or reset signal generation |
| PO3 (Pin 2) | Programmable Output 3 | Configurable active state and timeout; supports cascaded sequencing with PO1/PO2 |
| PO4 (Pin 3) | Programmable Output 4 | Independent timing block; enables staggered power-up of FPGA I/O banks or memory subsystems |
| PO5 (Pin 5) | Programmable Output 5 | Final-stage output; commonly assigned to CPU_CORE_EN or system interrupt assertion |
| IN1 (Pin 30) | High-Voltage Monitor Input | Accepts +4V to +13.2V; sets primary rail threshold (e.g., +12V or +5V standby) with 25/50mV resolution |
| IN2 (Pin 29) | Voltage Monitor Input | +2.5V to +5.5V range; monitors intermediate rail like +3.3V or +2.5V with fine-grained step control |
| IN3 (Pin 28) | Voltage Monitor Input | +0.5V to +5.5V range; configured for low-voltage rails such as +1.8V or +1.2V core supplies |
| IN4 (Pin 27) | Voltage Monitor Input | Matches IN3 specs; provides redundancy or additional rail monitoring (e.g., DDR termination voltage) |
| GPI1–GPI3 (Pins 20,19,18) | General-Purpose Logic Inputs | Pulled to GND by 10µA current sources; used for watchdog clear signals or external event triggering |
| MR (Pin 12) | Manual Reset Input | Active-low input; forces immediate PO assertion when pulled low, with 2µs propagation delay to outputs |
| MARGIN (Pin 11) | Margin Disable Input | Overrides MR if both asserted; holds PO outputs in current state during board-level margin testing |
| SDA/SCL (Pins 13,14) | I²C Bidirectional Data/Clock | Open-drain lines requiring external pullups; support full configuration of EEPROM, registers, and timing parameters |
| A0 (Pin 15) | I²C Address Bit 0 | Allows up to two MAX6875 devices on same bus (A0 = GND or VDD); A1 not present on MAX6875 |
| ABP (Pin 21) | Analog Power Supply Output | +5.4V regulated LDO output (bypass with 1µF ceramic); powers internal analog circuitry only |
| DBP (Pin 22) | Digital Power Supply Output | +2.55V regulated output (bypass with 1µF ceramic); powers EEPROM and digital logic blocks |
| GND (Pin 4) | Ground Reference | Primary return path; EP (exposed paddle) is internally tied to GND for thermal and EMI performance |
Key Features
| Feature | Design Value |
|---|---|
| Four Independent Voltage Detectors | IN1–IN4 support distinct undervoltage thresholds across 0.5V–13.2V with ±1% accuracy - eliminates need for external resistor dividers in most applications |
| Five Programmable Open-Drain Outputs | Each PO (PO1–PO5) can be set active-high/low and assigned unique 25µs–1600ms delay - enables precise multi-stage power sequencing without external timers |
| Integrated Watchdog Timer | Two-stage watchdog (initial/normal timeout) with programmable periods from 6.25ms to 102.4s - provides fail-safe recovery for microprocessor-based systems |
| 4kb User EEPROM with 100k Write Cycles | Persistent nonvolatile storage for custom configurations, fault logs, or calibration data - survives >10 years at +85°C |
| SMBus/I²C Configuration Interface | Standard 400kHz interface with address pins (A0) - allows dynamic reconfiguration during system operation or firmware updates |
| Margin Disable and Manual Reset Controls | Dedicated MARGIN and MR inputs simplify production test: MARGIN freezes outputs during voltage margining; MR triggers controlled system reset |
Applications
| Server Power Sequencing | Telecom Line Card Supervision |
|---|---|
|
Use Scenario: Sequencing 12V, 5V, 3.3V, 1.8V, and 1.2V rails in a dual-CPU server motherboard with strict ramp-time and hold-time requirements. IC Role / Device Role / Timing Role: Central sequencer/supervisor coordinating rail enable order, detecting undervoltage faults, and asserting reset to CPUs/FPGAs upon failure. Use Value: Replaces discrete RC timers and comparators; reduces BOM count by 7+ components while enabling field-updatable timing profiles via I²C. |
Use Scenario: Monitoring +48V DC input, +12V intermediate, +3.3V logic, +1.2V DSP core, and +1.8V SerDes supplies in a carrier-grade line card. IC Role / Device Role / Timing Role: Fault-detection hub that asserts PO outputs to isolate faulty sections and trigger alarms via GPI inputs from downstream ASICs. Use Value: Achieves ±1% threshold accuracy across –40°C to +85°C - eliminates thermal drift-induced false trips common with resistor-divider solutions. |
| Storage Controller Power Management | Industrial Multimicroprocessor System |
|
Use Scenario: Managing power-up sequence for NVMe SSD controller, DRAM buffers, NAND flash planes, and PCIe PHY in enterprise SSD modules. IC Role / Device Role / Timing Role: Configurable sequencer ensuring DRAM initialization completes before NAND access, with watchdog supervision of controller firmware. Use Value: Five PO outputs directly drive enable pins of multiple DC/DC converters; 25µs minimum delay supports high-speed rail coordination. |
Use Scenario: Coordinating startup of ARM Cortex-A, FPGA fabric, DSP co-processor, ADC front-end, and isolated CAN transceiver in ruggedized edge gateway. IC Role / Device Role / Timing Role: Multi-rail supervisor providing synchronized reset release, voltage fault detection, and watchdog-triggered safe-state entry. Use Value: Internal 4kb EEPROM stores per-unit calibration offsets and fault history - enables predictive maintenance without host processor intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6874ETJ | 6 voltage inputs (IN1–IN6), 4 GPI inputs, 8 PO outputs, A1 address pin - larger feature set and footprint | Required where >4 voltage rails or >3 logic inputs must be monitored; supports more complex sequencing trees | Select MAX6874ETJ only if full 6-input capability or 8-output flexibility is needed; MAX6875ETJ offers cost and layout advantage for quad-rail systems |
| TPS659122ZQW | TI PMIC with integrated DC/DCs and LDOs; fixed-function sequencer with limited programmability vs. MAX6875ETJ's EEPROM-configurable logic | Used in SoC-centric designs where power conversion and sequencing are co-integrated; lacks standalone supervisory flexibility | Choose TPS659122ZQW when combining regulation and sequencing saves board space; MAX6875ETJ preferred for modular, field-reprogrammable power architecture |
Compared with MAX6874ETJ, MAX6875ETJ reduces pin count and BOM cost while retaining essential sequencing logic and I²C configurability for quad-rail systems; versus TPS659122ZQW, it provides superior flexibility in timing, threshold, and fault-response programming without embedded regulators.
Availability
MAX6875ETJ is available at Aetrix Electronics and suitable for servers, telecom line cards, enterprise SSDs, and industrial multimicroprocessor systems requiring stable component supply, long-term lifecycle assurance, and field-upgradable sequencing logic.
Supply support for MAX6875ETJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, communications, and computing applications.
The MAX6875ETJ belongs to Maxim's EEPROM-programmable power-supply sequencer/supervisor product line, engineered specifically for deterministic, reconfigurable multi-rail power sequencing in high-reliability infrastructure equipment.
FAQ
What is the maximum number of voltage rails the MAX6875ETJ can monitor?
The MAX6875ETJ monitors exactly four voltage rails via dedicated inputs IN1 through IN4. Each supports independent undervoltage threshold configuration across wide ranges (0.5V–13.2V), with ±1% accuracy over temperature. This quad-input capability matches typical server and telecom power architectures requiring primary, intermediate, core, and I/O rail supervision - no external comparators or dividers needed for standard implementations.
Does the MAX6875ETJ require external passive components for basic operation?
Yes - the MAX6875ETJ requires two 1µF ceramic capacitors: one from ABP to GND and one from DBP to GND, placed as close as possible to the device. External pullup resistors on SDA and SCL lines are also mandatory for I²C communication. No external resistors are needed for voltage threshold setting, as all IN inputs use internal scaling and EEPROM-programmed references.
Can the MAX6875ETJ generate power for external circuitry?
No - the MAX6875ETJ does not supply power externally. ABP (+5.4V) and DBP (+2.55V) are internal supply outputs intended solely for powering the device's analog and digital blocks. The datasheet explicitly prohibits using ABP or DBP to drive external loads. External DC/DC converters or LDOs must supply all system rails; MAX6875ETJ only sequences and supervises them.
How is the watchdog timer configured on the MAX6875ETJ?
The MAX6875ETJ features a dual-mode watchdog timer with independently programmable initial and normal timeout periods (6.25ms to 102.4s). It clears on combinations of GPI inputs and PO outputs, GPI only, or PO only - configured via EEPROM registers. Timeout events assert selected PO outputs, enabling hardware-level recovery without host processor involvement. The watchdog is disabled by default and must be enabled in configuration.
Is the MAX6875ETJ pin-compatible with the MAX6874ETJ?
No - the MAX6875ETJ is not pin-compatible with the MAX6874ETJ. While both use the same 32-pin thin QFN package (T3277-2), pin assignments differ significantly: MAX6875ETJ omits PO6–PO8, GPI4, A1, IN5, IN6, and several NC pins present on MAX6874ETJ. Layout reuse is not possible; PCB design must match the specific MAX6875ETJ pinout documented in Maxim's datasheet.
MAX6875ETJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 32-WQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 5 Adjustable Threshold Voltages
- Output:
- Open Drain, Open Drain
- Reset:
- Active High/Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TQFN (7x7)
MAX6875ETJ FAQ
1.How can I place an order for MAX6875ETJ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6875ETJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6875ETJ reliable?
The price and inventory of MAX6875ETJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6875ETJ is usually 5 days.
3.What payment methods are accepted for MAX6875ETJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6875ETJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6875ETJ?
MAX6875ETJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6875ETJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6875ETJ?
For technical support, including MAX6875ETJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6875ETJ requirements.
6.How does Aetrix verify that MAX6875ETJ is sourced from the original manufacturer or authorized distributors?
All MAX6875ETJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6875ETJ meets industry standards.
7.What is the process for return or replacement of MAX6875ETJ?
All MAX6875ETJ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6875ETJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6875ETJ part is unused and in its original packaging.
Return procedure for MAX6875ETJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6875ETJ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
