Analog Devices Inc./Maxim Integrated MAX6875ETJ+
- Part No.:
- MAX6875ETJ+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
MAX6875ETJ+.pdf
- Description:
- IC SEQUENCE/SUPERVISOR 32TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:729
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6875ETJ+ from Maxim Integrated is a quad-voltage, EEPROM-programmable power-supply sequencer/supervisor with four configurable voltage detector inputs (IN1–IN4), three general-purpose logic inputs (GPI1–GPI3), and five programmable open-drain outputs (PO1–PO5). It supports undervoltage monitoring across 0.5V–13.2V ranges with ±1% threshold accuracy, 25µs–1600ms programmable output delays, and SMBus/I²C configuration interface. It is used in multi-rail server power sequencing where precise timing and flexible reset control are required.
For engineers reviewing the MAX6875ETJ+ datasheet, MAX6875ETJ+ pinout, MAX6875ETJ+ application, or MAX6875ETJ+ equivalent, this page delivers verified functional identity, validated pin roles, confirmed sequencing parameters, and real-world use context - all derived from Maxim's official documentation for the exact ETJ package variant.
Technical Context
The MAX6875ETJ+ implements a dual-domain power architecture: IN1 (high-voltage input, up to +13.2V) or IN3–IN4 (low-voltage inputs, +2.7V to +5.5V) supplies internal circuitry via virtual diode-ORing, generating regulated ABP (+5.4V analog supply) and DBP (+2.55V digital/EEPROM supply). Its eight-stage logic network routes GPI_, MR, MARGIN, watchdog events, and voltage-detector assertions through configurable timing blocks to drive PO1–PO5.
Each of the five outputs is independently programmable as active-high or active-low open-drain, with deassertion delays selectable from 25µs to 1600ms in eight discrete steps. Two independent watchdog timers support initial and normal timeout periods (6.25ms–102.4s), each clearable by GPI_ inputs, PO_ outputs, or their combination - enabling robust system-level fault recovery in telecom and storage platforms.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Inputs | 4 configurable detectors: IN1 (1.25–13.2V), IN2 (1.25–5.5V), IN3–IN4 (0.5–5.5V); all undervoltage thresholds with ±1% accuracy |
| Programmable Outputs | 5 open-drain outputs (PO1–PO5); each configurable active-high/low with 25µs–1600ms deassertion delay |
| Logic Inputs | 3 general-purpose inputs (GPI1–GPI3); internally pulled down with 10µA sink; usable for watchdog or output control |
| Watchdog Timers | 2 independent timers; initial & normal timeouts independently set from 6.25ms to 102.4s in 8 steps |
| Configuration Interface | SMBus/I²C-compatible serial interface (400kHz max); accesses 4kb user EEPROM, config registers, and config EEPROM |
| Supply Architecture | Auto-selected power source: IN1 ≥+6.5V → +5.4V ABP; else highest of IN3/IN4 → ABP; DBP = +2.55V for logic/EEPROM |
| Operating Range | -40°C to +85°C; 32-pin 7mm × 7mm thin QFN (T3277-2); 100,000 EEPROM write cycles, 10-year data retention |
Pinout & Package
Package: 32-pin 7mm × 7mm × 0.8mm thin QFN (T3277-2), exposed paddle (EP) internally connected to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PO1 (Pin 32) | Programmable Output 1 | Open-drain output; pulls low with 10µA sink when VABP < VUVLO; asserts per programmed logic condition and delay |
| PO2 (Pin 1) | Programmable Output 2 | Open-drain output; identical behavior to PO1; supports active-high/low configuration and 25µs–1600ms delay |
| PO3 (Pin 2) | Programmable Output 3 | Open-drain output; shares same electrical specs and programming model as PO1/PO2 |
| PO4 (Pin 3) | Programmable Output 4 | Open-drain output; compatible with all MAX6875 sequencing logic paths including GPI_, MR, and watchdog triggers |
| PO5 (Pin 5) | Programmable Output 5 | Open-drain output; supports full timing and polarity configuration; sinks up to 4mA at VABP ≥+4.0V |
| GND (Pin 4) | Ground Reference | Primary signal and power return; EP (exposed paddle) is internally tied to this node |
| MARGIN (Pin 11) | Margin Disable Input | Active-low override; holds PO_ in current state when asserted; internally pulled up to DBP with 10µA |
| MR (Pin 12) | Manual Reset Input | Active-low reset trigger; initiates PO_ assertion per programmed response; 1µs minimum pulse width |
| SDA (Pin 13) | Serial Data I/O | Open-drain bidirectional bus line; requires external pull-up; supports SMBus/I²C read/write to EEPROM and registers |
| SCL (Pin 14) | Serial Clock Input | Input-only clock line; 400kHz max frequency; requires external pull-up |
| A0 (Pin 15) | I²C Address Bit 0 | Configures device address on shared bus; allows up to two MAX6875 devices per bus |
| GPI1–GPI3 (Pins 20,19,18) | General-Purpose Logic Inputs | Active-high inputs; internally pulled down with 10µA; configurable as watchdog inputs or PO_ control signals |
| ABP (Pin 21) | Analog Power Supply Output | +5.4V (when IN1 ≥+6.5V) or max(IN3,IN4); powers analog circuitry; bypass with 1µF ceramic capacitor |
| DBP (Pin 22) | Digital Power Supply Output | +2.55V regulated supply for logic and EEPROM; bypass with 1µF ceramic capacitor; not for external loads |
| IN1 (Pin 30) | High-Voltage Detector Input | Supports 1.25–13.2V thresholds; powers device when ≥+6.5V; bypass with 0.1µF capacitor |
| IN2 (Pin 29) | Voltage Detector Input | Supports 1.25–5.5V thresholds; used for mid-rail monitoring; bypass with 0.1µF capacitor |
| IN3–IN4 (Pins 28,27) | Voltage Detector Inputs | Support 0.5–5.5V thresholds in 10/20mV steps; primary power-source selection inputs for low-voltage operation |
Key Features
| Feature | Design Value |
|---|---|
| Quad voltage detection with wide range | Four independent undervoltage monitors covering 0.5V–13.2V with ±1% accuracy enables precise multi-rail validation in servers and base stations |
| Five programmable open-drain outputs | Each PO1–PO5 supports active-high/low polarity and 8-step timing (25µs–1600ms), allowing fine-grained power-up/down sequencing without external logic |
| Two independent watchdog timers | Separate initial and normal timeout periods (6.25ms–102.4s) with flexible clear conditions (GPI_, PO_, or combo) enhance system reliability during boot and runtime |
| 4kb user EEPROM + config memory | Nonvolatile storage for custom sequencing logic, thresholds, and system-specific settings; 100k write cycles ensure field reprogrammability over product lifetime |
| SMBus/I²C configuration interface | Standardized 400kHz serial interface enables integration into existing BMC or host-controller firmware without custom drivers |
Applications
| Server Power Sequencing | Telecom Line Card Supervision |
|---|---|
Use Scenario: Sequencing 12V, 5V, 3.3V, 1.8V, and 1.2V rails in high-density rack servers with strict ramp-time and hold-time requirements. IC Role / Device Role / Timing Role: Central sequencer/supervisor that monitors each rail's undervoltage status and asserts PO1–PO5 to enable DC/DC converters and FPGAs in precise order. Use Value: Eliminates discrete RC timing networks and reduces BOM count by consolidating five independent sequencing functions into one IC with EEPROM-persistent configuration. | Use Scenario: Monitoring multiple power domains (e.g., +48V bias, +12V analog, +3.3V digital, +1.2V core) on a carrier-grade line card with hot-swap capability. IC Role / Device Role / Timing Role: Fault-detection hub that triggers graceful shutdown via PO_ outputs upon any rail collapse, while GPI inputs monitor hot-swap controller status. Use Value: Enables single-chip supervision of up to four voltage domains with ±1% threshold accuracy, reducing risk of false trips in noisy telecom environments. |
| Storage Controller Board | Industrial Multimicroprocessor System |
Use Scenario: Coordinating power delivery to NVMe SSD controller, DRAM buffers, PCIe switch, and flash memory on an enterprise storage controller board. IC Role / Device Role / Timing Role: Sequencing supervisor that uses MR input for emergency reset and MARGIN input to suspend sequencing during firmware updates. Use Value: Provides deterministic 25µs–1600ms delays between rail enables, ensuring proper initialization order and avoiding latch-up in high-speed memory interfaces. | Use Scenario: Managing power states across ARM SoC, FPGA, DSP, and isolated I/O processors in ruggedized industrial automation equipment. IC Role / Device Role / Timing Role: Multi-input supervisor that combines voltage monitoring (IN1–IN4), logic inputs (GPI1–GPI3), and watchdog events to generate coordinated reset signals (PO1–PO5) for heterogeneous processors. Use Value: Supports independent watchdog timeout tuning per processor domain and allows GPI-triggered sequencing adjustments without firmware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6874ETJ+ | 6 voltage inputs (IN1–IN6), 4 GPI inputs, 8 programmable outputs; larger feature set than MAX6875ETJ+ | Required where >4 voltage rails or >3 logic inputs must be monitored; higher pin count and EEPROM usage | Select MAX6874ETJ+ only if full 6-input/8-output capability is needed; MAX6875ETJ+ offers cost and layout advantage for quad-rail systems |
| TPS659122ZQV | Integrated PMIC with buck/boost regulators + sequencer; no high-voltage IN1 input; I²C interface only (no SMBus alert) | Best suited for battery-powered or low-voltage embedded systems; lacks 13.2V-capable monitoring for telecom/industrial AC/DC front-ends | Choose TPS659122ZQV when regulation + sequencing is needed in space-constrained portable designs; MAX6875ETJ+ remains preferred for high-voltage, high-accuracy, standalone sequencing |
Compared with MAX6874ETJ+, the MAX6875ETJ+ reduces pin count and simplifies configuration for quad-rail systems, while retaining identical timing resolution, watchdog flexibility, and ±1% threshold accuracy; versus TPS659122ZQV, it provides superior high-voltage monitoring (up to +13.2V) and standalone supervisory integrity without integrated regulation overhead.
Availability
MAX6875ETJ+ is available at Aetrix Electronics and suitable for server power sequencing, telecom line card supervision, storage controller boards, and industrial multimicroprocessor systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for MAX6875ETJ+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, communications, and computing applications.
The MAX6875ETJ+ belongs to Maxim's EEPROM-programmable power-supply sequencer/supervisor family, engineered specifically for high-reliability, multi-rail power management in servers, storage, and telecom infrastructure where configurability, accuracy, and nonvolatile setup persistence are critical.
FAQ
What is the maximum input voltage supported by the MAX6875ETJ+ on its IN1 pin?
The MAX6875ETJ+ supports up to +13.2V on its IN1 pin when configured in the 50mV threshold increment mode (2.5V to +13.2V range). In the 25mV mode, the upper limit is +7.625V. Absolute maximum rating for IN1 is +14V, but sustained operation above +13.2V violates specification limits. The device derives internal power from IN1 only when VIN1 ≥ +6.5V, regulating it to +5.4V for ABP.
How many programmable outputs does the MAX6875ETJ+ have, and what are their electrical characteristics?
The MAX6875ETJ+ has five programmable open-drain outputs: PO1 through PO5. Each supports active-high or active-low configuration and deassertion delays from 25µs to 1600ms. PO1–PO2 sink up to 500µA at VABP ≥ +2.5V (VOL ≤ 0.3V); PO3–PO5 sink up to 1mA under same conditions. All outputs tolerate up to +6V and feature <1µA leakage in high-impedance state.
Does the MAX6875ETJ+ include internal EEPROM, and what is its endurance?
Yes, the MAX6875ETJ+ integrates 4kb of user-accessible EEPROM plus separate configuration EEPROM. The user EEPROM supports 100,000 erase/write cycles and guarantees 10 years of data retention at +85°C. Configuration memory is write-protected via dedicated lock bits. This nonvolatile storage retains sequencing logic, voltage thresholds, timing delays, and watchdog settings across power cycles without external memory.
Can the MAX6875ETJ+ be powered from multiple input sources simultaneously?
Yes - the MAX6875ETJ+ uses a virtual diode-ORing scheme to auto-select its power source: if IN1 ≥ +6.5V, it powers from IN1 (regulated to +5.4V ABP); otherwise, it selects the highest voltage among IN3 and IN4 (provided ≥ +2.7V). Operation is undefined if +4V < VIN1 < +6.5V and IN3/IN4 > +2.7V due to LDO dropout ambiguity. ABP and DBP outputs must be bypassed with 1µF ceramic capacitors and cannot power external circuitry.
What communication protocol does the MAX6875ETJ+ use for configuration, and what are its timing limits?
The MAX6875ETJ+ uses an SMBus/I²C-compatible serial interface with SDA and SCL pins. It supports standard-mode (100kHz) and fast-mode (400kHz) operation. Minimum clock low time is 1.3µs, clock high time is 0.6µs, and bus-free time is 1.3µs. It responds to 7-bit addresses set by A0 (and A1 on MAX6874 only); MAX6875ETJ+ supports up to two devices per bus using A0 alone.
MAX6875ETJ+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- 5 Adjustable Threshold Voltages
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TQFN (5x5)
MAX6875ETJ+ FAQ
1.How can I place an order for MAX6875ETJ+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6875ETJ+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6875ETJ+ reliable?
The price and inventory of MAX6875ETJ+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6875ETJ+ is usually 5 days.
3.What payment methods are accepted for MAX6875ETJ+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6875ETJ+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6875ETJ+?
MAX6875ETJ+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6875ETJ+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6875ETJ+?
For technical support, including MAX6875ETJ+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6875ETJ+ requirements.
6.How does Aetrix verify that MAX6875ETJ+ is sourced from the original manufacturer or authorized distributors?
All MAX6875ETJ+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6875ETJ+ meets industry standards.
7.What is the process for return or replacement of MAX6875ETJ+?
All MAX6875ETJ+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6875ETJ+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6875ETJ+ part is unused and in its original packaging.
Return procedure for MAX6875ETJ+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6875ETJ+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

