Analog Devices Inc./Maxim Integrated MAX6886ETP+
- Part No.:
- MAX6886ETP+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 20-WQFN Exposed Pad
- Datasheet:
-
MAX6886ETP+.pdf
- Description:
- IC SUPERVISOR 6 CHANNEL 20TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:153
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6886ETP+ from Maxim Integrated is a pin-selectable, hex power-supply supervisory circuit that monitors six independent voltage inputs (IN1–IN6) and one watchdog input (WDI), asserting an open-drain active-low RESET when any monitored supply falls below its selected threshold or the watchdog timer expires. It supports ±1% threshold accuracy, 5%/10% tolerance selection via TH0–TH4 logic inputs, and operates across –40°C to +85°C. It is used in multivoltage server and telecom systems requiring reliable power sequencing and fault detection.
For engineers reviewing the MAX6886ETP+ datasheet, MAX6886ETP+ pinout, MAX6886ETP+ application, or MAX6886ETP+ equivalent, this page delivers verified technical context, factory-confirmed threshold options (32 pin-selectable settings), capacitor-adjustable reset/watchdog timeout periods (200ms default / 1.6s normal mode), ±1% threshold accuracy, and TQFN-EP package details - all critical for BOM validation, layout planning, and system-level reliability design.
Technical Context
The MAX6886ETP+ implements a virtual diode-OR power selection architecture, deriving internal supply from the highest of IN1–IN4 (≥2.7V required) or externally applied VCC. Its analog core is powered via VCC, while digital logic and RESET output are supplied by the internally regulated DBP (2.55V nominal).
Threshold selection uses five logic inputs (TH0–TH4) to configure one of 32 factory-set undervoltage detection points per input, with TH4 determining 5% or 10% tolerance. Reset and watchdog timeouts are independently set via external capacitors on SRT (reset delay) and SWT (watchdog period), with factory defaults enabled by tying those pins to VCC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.7V to 5.8V on IN1–IN4 or VCC - ensures operation across common logic rails (1.2V to 5V systems via resistor dividers) |
| Threshold Accuracy | ±1% over –40°C to +85°C - enables precise margining and avoids false resets in high-reliability servers |
| Reset Timeout Period | Factory default 200ms (tRP); adjustable from 135ms to 280ms via SRT capacitor - supports diverse µP reset timing requirements |
| Watchdog Timeout | Factory default 1.6s normal / 102.4s initial mode; adjustable via SWT capacitor - provides flexible µP activity monitoring with power-up safety window |
| Input Impedance (IN1–IN4) | 130kΩ to 300kΩ - minimizes loading on monitored supplies while enabling stable threshold detection |
| Operating Temperature | –40°C to +85°C - qualified for industrial and telecom infrastructure environments |
| RESET Output Type | Open-drain, VOL ≤0.4V at 4mA sink - compatible with 1.8V–5V µP reset inputs using external pullup |
Pinout & Package
MAX6886ETP+ is housed in a 20-pin TQFN-EP package (5mm × 5mm × 0.8mm) with exposed paddle internally connected to GND. The package supports high-density PCB layouts and efficient thermal dissipation in space-constrained telecom and server applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RESET | Open-drain active-low reset output | Asserts when any INx drops below threshold, WDI timeout occurs, or MR is pulled low; requires external pullup |
| 2 - SRT | Reset timeout adjust input | Connect capacitor to GND to set custom reset delay; tie to VCC for 200ms factory default |
| 3 - SWT | Watchdog timeout adjust input | Capacitor to GND sets normal/initial watchdog periods; tie to VCC for 1.6s/102.4s defaults; tie to GND disables watchdog |
| 4 - GND | Ground reference | Primary return path; exposed paddle (EP) is internally connected to GND |
| 5 - WDI | Watchdog timer input | µP strobe input; 50ns pulse detection; internally pulled down (10µA) - no external pull required |
| 6 - MR | Active-low manual reset | Pull low ≥1µs to assert RESET; internally pulled up to DBP (10µA); overrides only if MARGIN is inactive |
| 7 - MARGIN | Margin test disable control | Pull low to freeze RESET state during supply margining; overrides MR when both asserted |
| 8–12 - TH4–TH0 | Threshold selection logic inputs | 5-bit code selects one of 32 threshold sets and 5%/10% tolerance; no internal pullup/pulldown |
| 13 - VCC | Internal power supply input | Powered from highest IN1–IN4; bypass with 1µF ceramic; not for external load driving |
| 14 - DBP | Digital bypass voltage output | 2.55V regulated supply for logic and RESET; bypass with 1µF ceramic; not for external load driving |
| 15–20 - IN6–IN1 | Undervoltage detector inputs | Monitor six independent supplies; thresholds set by TH0–TH4; IN5/IN6 fixed at 0.6V unless configured as ADJ |
Key Features
| Feature | Design Value |
|---|---|
| 32 pin-selectable undervoltage thresholds | Enables single-part support for diverse rail combinations (e.g., 5V/3.3V/2.5V/1.8V/1.5V/1.2V) without firmware or external components |
| Capacitor-adjustable reset and watchdog timeouts | Allows precise timing tuning (SRT/SWT) for system-specific µP reset hold times and watchdog response windows |
| ±1% threshold accuracy over temperature | Guarantees reliable detection across –40°C to +85°C, eliminating need for calibration in field-deployed equipment |
| Margin disable and manual reset controls | Supports in-system testing (MARGIN) and operator-initiated recovery (MR) without interrupting power sequencing |
| Small 5mm × 5mm TQFN-EP package | Reduces board area vs. legacy SOIC-20; exposed paddle improves thermal performance in high-power-density systems |
Applications
| Server Power Sequencing | Telecom Line Card Monitoring |
|---|---|
Use Scenario: Simultaneous monitoring of 12V, 5V, 3.3V, 2.5V, 1.8V, and 1.5V rails in dual-CPU server motherboards during cold boot and hot-swap events. IC Role / Device Role / Timing Role: Hex-supervisor asserts RESET only after all rails stabilize above their TH0–TH4-selected thresholds, enforcing strict power-good sequencing before CPU release. Use Value: Prevents CPU lockup or data corruption caused by premature release due to transient rail droop or slow-rising auxiliary supplies. |
Use Scenario: Continuous supervision of distributed DC-DC outputs (±12V, 5V, 3.3V) on carrier-grade line cards subject to lightning-induced transients and thermal cycling. IC Role / Device Role / Timing Role: Detects undervoltage on any rail and triggers watchdog timeout if µP fails to refresh WDI - ensuring fail-safe reboot during firmware hangs. Use Value: Achieves >99.999% uptime by combining deterministic reset timing (200ms tRP) and dual-mode watchdog (1.6s/102.4s) for graceful recovery. |
| Network Switch ASIC Power Management | Industrial Storage Controller Supervision |
Use Scenario: Monitoring core (1.2V), I/O (2.5V), and auxiliary (3.3V) rails feeding multi-gigabit Ethernet switch ASICs with tight voltage tolerances. IC Role / Device Role / Timing Role: Uses TH0–TH4 to select 5% tolerance mode and 1.2V/2.5V/3.3V thresholds; leverages ±1% accuracy to avoid false trips near rail limits. Use Value: Eliminates unnecessary reboots in high-throughput switching environments where millisecond-level rail instability is common. |
Use Scenario: Supervising redundant 5V/3.3V/2.5V supplies in SAS/SATA storage controllers deployed in vibration-prone industrial enclosures. IC Role / Device Role / Timing Role: Configures IN1–IN4 for primary rails and IN5/IN6 for backup supplies; uses MARGIN input to validate supply headroom during maintenance mode. Use Value: Enables safe in-field margin testing without triggering system reset - critical for predictive maintenance in 24/7 storage arrays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6816ETP+ | 4-input supervisor (vs. 6-input); no watchdog timer; same TQFN-20 package and TH0–TH4 pin-select architecture | Suitable only for simpler systems with ≤4 rails and no µP activity monitoring requirement | Select MAX6816ETP+ when cost reduction is prioritized and watchdog functionality is unnecessary |
| TPS3808G33DBVR | Single-channel 3.3V supervisor with adjustable reset delay; no multi-rail or watchdog capability; SOT-23-6 package | Requires six discrete supervisors to match MAX6886ETP+'s hex-monitoring function - increases BOM count and layout complexity | Choose TPS3808G33DBVR only for point-of-load supervision where space allows multiple small packages |
Compared with MAX6816ETP+ and TPS3808G33DBVR, the MAX6886ETP+ uniquely integrates six independent voltage monitors, a dual-mode watchdog, and pin-selectable thresholds in one 5mm × 5mm package - reducing component count, PCB area, and qualification effort for complex multirail systems.
Availability
MAX6886ETP+ is available at Aetrix Electronics and suitable for telecom infrastructure, enterprise server, and industrial networking applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for MAX6886ETP+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, communications, and computing applications.
The MAX6886ETP+ belongs to Maxim's power-supervisory product line, engineered specifically for high-reliability multivoltage systems where deterministic reset behavior, watchdog safety, and compact integration are mandatory.
FAQ
What is the factory-default reset timeout period for the MAX6886ETP+?
The MAX6886ETP+ has a factory-default reset timeout period of 200ms, activated when the SRT pin is tied to VCC. This value is guaranteed across –40°C to +85°C and is specified as 180ms to 220ms in the Electrical Characteristics table. The timeout can be adjusted downward to 135ms or upward to 280ms by connecting an external capacitor between SRT and GND, using the formula tRP = 4.348 × 10⁶ × CSRT (seconds).
How many voltage inputs does the MAX6886ETP+ monitor, and what are their roles?
The MAX6886ETP+ monitors six dedicated voltage inputs (IN1 through IN6), each configurable via TH0–TH4 logic pins to detect undervoltage conditions against one of 32 factory-set thresholds. IN1–IN4 can also serve as power sources for the device via virtual diode-ORing, while IN5 and IN6 are fixed at 0.6V unless configured as adjustable inputs using external resistor dividers - enabling supervision of rails from 1.2V to 12V.
Does the MAX6886ETP+ include a watchdog timer, and how is it configured?
Yes, the MAX6886ETP+ includes a dual-mode watchdog timer with separate initial (102.4s) and normal (1.6s) timeout periods. Configuration is done via the SWT pin: connect SWT to VCC for factory defaults, to GND to disable the watchdog, or to GND through an external capacitor to set custom periods (e.g., 0.33µF yields 0.93–1.94s normal mode). The timer clears on any WDI transition and starts counting only after RESET deasserts.
What is the purpose of the MARGIN input on the MAX6886ETP+?
The MARGIN input on the MAX6886ETP+ holds the RESET output in its current state (asserted or deasserted) regardless of subsequent changes in monitored supply voltages or watchdog expiration. This enables safe in-system margin testing - for example, deliberately lowering a supply rail to verify headroom - without triggering an unintended system reset. MARGIN overrides MR if both are asserted simultaneously.
What package type and RoHS status does the MAX6886ETP+ use?
The MAX6886ETP+ uses a 20-pin TQFN-EP package (5mm × 5mm × 0.8mm) with exposed paddle internally connected to GND. The "+" suffix in the part number denotes lead(Pb)-free and RoHS-compliant construction. This package is optimized for thermal performance and high-density PCB layouts in telecom and server applications.
MAX6886ETP+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 20-WQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 6
- Voltage - Threshold:
- 6 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TQFN (5x5)
MAX6886ETP+ FAQ
1.How can I place an order for MAX6886ETP+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6886ETP+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6886ETP+ reliable?
The price and inventory of MAX6886ETP+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6886ETP+ is usually 5 days.
3.What payment methods are accepted for MAX6886ETP+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6886ETP+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6886ETP+?
MAX6886ETP+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6886ETP+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6886ETP+?
For technical support, including MAX6886ETP+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6886ETP+ requirements.
6.How does Aetrix verify that MAX6886ETP+ is sourced from the original manufacturer or authorized distributors?
All MAX6886ETP+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6886ETP+ meets industry standards.
7.What is the process for return or replacement of MAX6886ETP+?
All MAX6886ETP+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6886ETP+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6886ETP+ part is unused and in its original packaging.
Return procedure for MAX6886ETP+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6886ETP+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

