Analog Devices Inc./Maxim Integrated MAX6887AETE+T
- Part No.:
- MAX6887AETE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX6887AETE+T.pdf
- Description:
- IC SUPERVISOR 6 CHANNEL 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,625
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6887AETE+T from Maxim Integrated is a hex-voltage supervisory IC with six factory-set voltage-detector inputs (IN1–IN6), dual-threshold (undervoltage/overvoltage) monitoring, active-low open-drain RESET/OV/WDO outputs, 1% threshold accuracy, and integrated watchdog timer featuring 102.4s initial and 1.6s normal timeout periods. It operates from -40°C to +85°C in telecom power systems requiring multi-rail supply integrity verification.
For engineers reviewing the MAX6887AETE+T datasheet, MAX6887AETE+T pinout, MAX6887AETE+T application, or MAX6887AETE+T equivalent, key selection criteria include its six-input supervision capability, ±1% threshold tolerance across temperature, 200ms RESET timeout, 25µs OV pulse width, and compatibility with 5mm × 5mm thin QFN-EP packaging for high-density server board layouts.
Technical Context
The MAX6887AETE+T implements independent undervoltage and overvoltage comparators per input with hysteresis (0.3% VTH) and 10 ppm/°C tempco. Its virtual diode-OR power architecture selects the highest of IN1–IN4 (≥2.7V) to internally generate VCC and BP (2.55V nominal), eliminating need for external bias.
Watchdog logic distinguishes initial boot (102.4s timeout) from runtime (1.6s timeout); WDI edge detection resets the timer, while WDO assertion can be fed back to MR to trigger system reset. Margin disable (MARGIN) overrides all monitoring functions to hold outputs during system-level stress testing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Count | 6 dedicated voltage-monitoring inputs (IN1–IN6) with factory-set thresholds |
| Threshold Accuracy | ±1% over -40°C to +85°C - ensures reliable trip points without calibration |
| RESET Timeout | 180–220ms - guarantees sufficient processor initialization time after power stabilization |
| Watchdog Timeout | Initial: 92.16–112.64s; Normal: 1.44–1.76s - supports safe boot sequence and runtime fault detection |
| Supply Range | 2.7V to 5.8V on any IN1–IN4 or VCC - enables flexible multi-supply powering |
| Output Type | Three active-low open-drain outputs (RESET, OV, WDO) - allows wired-OR with other system supervisors |
| Operating Temp | -40°C to +85°C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
Package: 16-pin thin QFN-EP (5mm × 5mm × 0.8mm) with exposed pad thermally and electrically connected to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RESET) | Active-low open-drain reset output | Asserts when any monitored voltage falls below UV threshold or MR is pulled low; remains low ≥180ms after fault clearance |
| 2 (WDO) | Active-low open-drain watchdog output | Asserts if WDI fails to toggle within watchdog timeout; used to drive MR for automatic recovery |
| 3 (OV) | Active-low open-drain overvoltage output | Asserts when any monitored voltage exceeds OV threshold; pulses low for ≥25µs after fault clearance |
| 4 (GND) | Ground reference | Primary return path; exposed pad (EP) is internally connected to GND for thermal and electrical performance |
| 5 (MR) | Manual reset input | Pull low to force RESET assertion; internally pulled up to BP (2.55V) via 10µA current source |
| 6 (MARGIN) | Monitoring disable control | Pull low to freeze RESET/OV/WDO states during system margin testing; overrides MR when both asserted |
| 7 (WDI) | Watchdog input | Edge-triggered (rising/falling); internal 10µA pulldown ensures default timeout if unconnected or floating |
| 8 (I.C.) | Internal connection | No external connection required; leave unconnected |
| 9 (VCC) | Internal power supply node | Internally generated from highest IN1–IN4; bypass to GND with 1µF ceramic capacitor |
| 10 (BP) | Bypass voltage reference | 2.55V internal LDO output powering logic; bypass to GND with 1µF ceramic capacitor |
| 11 (IN6) | Voltage detector input 6 | Monitors UV/OV thresholds (0.557V/0.643V for MAX6887AETE+T); requires 0.1µF bypass to GND |
| 12 (IN5) | Voltage detector input 5 | Monitors UV/OV thresholds (0.557V/0.643V); identical electrical behavior to IN6 |
| 13 (IN4) | Voltage detector input 4 | Monitors 1.670V UV / 1.930V OV; powers device when ≥2.7V applied |
| 14 (IN3) | Voltage detector input 3 | Monitors 2.310V UV / 2.680V OV; supports multi-rail supervision in servers |
| 15 (IN2) | Voltage detector input 2 | Monitors 3.060V UV / 3.540V OV - matches common 3.3V rail with margin |
| 16 (IN1) | Voltage detector input 1 | Monitors 4.620V UV / 5.360V OV - targets 5V rails with precise 5% tolerance |
Key Features
| Feature | Design Value |
|---|---|
| Hex voltage detection | Simultaneous monitoring of six independent supply rails (e.g., 5V, 3.3V, 2.5V, 1.8V, adj×2) eliminates need for multiple discrete supervisors |
| Dual-threshold per input | Independent undervoltage and overvoltage comparators per pin prevent false trips during transient load steps or brownouts |
| 1% threshold accuracy | Guaranteed over full temperature range reduces design margin requirements and improves system reliability |
| Configurable watchdog | Separate initial (102.4s) and normal (1.6s) timeouts enable safe boot sequencing and responsive runtime fault detection |
| Margin disable function | MARGIN pin holds outputs steady during voltage margining tests, enabling validation of supply robustness without disrupting logic states |
Applications
| Telecom Power Systems | Server Motherboards |
|---|---|
Use Scenario: Monitoring distributed DC-DC outputs (12V, 5V, 3.3V, 2.5V, 1.8V, 1.2V) in carrier-grade line cards where supply failure must trigger immediate system reset. IC Role / Device Role / Timing Role: Centralized multi-rail supervisor asserting RESET on first UV/OV fault with 200ms hold time to ensure clean processor restart. Use Value: Single-chip solution replaces six discrete supervisors, reducing BOM count and PCB area by >40% versus discrete alternatives. | Use Scenario: Validating power integrity across CPU core, memory, I/O, and auxiliary rails during server BIOS initialization and runtime operation. IC Role / Device Role / Timing Role: Hex-input supervisor coordinating with platform controller hub (PCH) via WDO→MR feedback loop for autonomous watchdog recovery. Use Value: 1.6s normal watchdog timeout detects stalled firmware execution faster than typical 2–5s alternatives, minimizing service interruption. |
| Network Switch Fabric | Industrial Control Units |
Use Scenario: Ensuring stable operation of ASICs and FPGAs powered by multiple switching regulators in Layer 3 switches operating in extended temperature environments. IC Role / Device Role / Timing Role: Voltage monitor with MARGIN pin enabling controlled over/under-voltage stress testing during production burn-in. Use Value: Margin disable function freezes RESET/OV/WDO outputs during test, preventing spurious resets while validating supply tolerance limits. | Use Scenario: Supervising isolated power supplies feeding PLC I/O modules, communication interfaces, and real-time controllers in factory automation systems. IC Role / Device Role / Timing Role: Multi-threshold supervisor interfacing with microcontroller's reset input and interrupt lines to distinguish UV vs OV faults. Use Value: Separate OV output provides immediate overvoltage alert (25µs pulse) for fast-acting crowbar circuits, enhancing safety compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6888AETE+T | Quad-input version (IN1–IN4 only); identical thresholds, timing, and package; lacks IN5/IN6 pins | Suitable for 4-rail systems only; cannot monitor auxiliary or adjustable rails | Select when system has ≤4 critical supplies and cost reduction is prioritized over flexibility |
| TPS3808G33DBVR | Single-channel supervisor with 3.3V UV threshold; no OV detection, no watchdog, no margin disable | Requires multiple units for multi-rail coverage; no overvoltage protection or system-level test features | Choose only for simple single-rail monitoring where cost and footprint are primary constraints |
Compared with MAX6888AETE+T, the MAX6887AETE+T adds two extra voltage inputs (IN5/IN6) for expanded rail coverage without changing timing, accuracy, or package-making it optimal for complex systems. Versus TPS3808G33DBVR, it delivers integrated hex supervision, dual-threshold detection, and watchdog functionality in one device, significantly reducing system-level component count and debug complexity.
Availability
MAX6887AETE+T is available at Aetrix Electronics and suitable for telecom infrastructure, server motherboard, and network switch applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX6887AETE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for demanding industrial, communications, and computing applications.
The MAX6887/MAX6888 product line delivers multivoltage supervisory solutions with integrated watchdog and margining for high-reliability power management in telecom, server, and networking equipment.
FAQ
What are the factory-set undervoltage and overvoltage thresholds for MAX6887AETE+T?
The MAX6887AETE+T has fixed thresholds per input: IN1 = 4.620V UV / 5.360V OV; IN2 = 3.060V UV / 3.540V OV; IN3 = 2.310V UV / 2.680V OV; IN4 = 1.670V UV / 1.930V OV; IN5/IN6 = 0.557V UV / 0.643V OV. These values are specified in Table 1 of the MAX6887 datasheet and are guaranteed over temperature with ±1% accuracy.
Can MAX6887AETE+T be powered from a single supply rail?
Yes - the MAX6887AETE+T uses a virtual diode-OR architecture that automatically selects the highest valid voltage among IN1–IN4 (≥2.7V) to power its internal circuitry. No external VCC supply is required unless all monitored inputs are configured as adjustable ('Adj'), in which case VCC must be externally supplied ≥200mV above the highest IN_ voltage.
How does the watchdog timer in MAX6887AETE+T differentiate between boot and runtime modes?
The MAX6887AETE+T implements two distinct watchdog timeout periods: an initial timeout of 102.4s (92.16–112.64s) triggered immediately after power-up or reset, followed by a shorter normal timeout of 1.6s (1.44–1.76s) after the first WDI transition. This ensures safe processor initialization before enforcing strict runtime fault detection.
What is the purpose of the MARGIN pin on MAX6887AETE+T?
The MARGIN pin on MAX6887AETE+T disables all monitoring functions (UV/OV detection, watchdog) when pulled low, holding RESET, OV, and WDO outputs in their current state. This enables controlled voltage margining tests without triggering unintended resets - a critical feature for production validation of power supply robustness.
Does MAX6887AETE+T require external pullup resistors on its open-drain outputs?
Yes - all three outputs (RESET, OV, WDO) are active-low open-drain and require external pullup resistors to the appropriate logic supply (e.g., 3.3V or 5V). Typical values range from 4.7kΩ to 10kΩ; the device specifies VOL ≤0.4V at ISINK = 4mA, ensuring solid logic-low assertion under load.
MAX6887AETE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 6
- Voltage - Threshold:
- 6 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 180ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (5x5)
MAX6887AETE+T FAQ
1.How can I place an order for MAX6887AETE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6887AETE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6887AETE+T reliable?
The price and inventory of MAX6887AETE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6887AETE+T is usually 5 days.
3.What payment methods are accepted for MAX6887AETE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6887AETE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6887AETE+T?
MAX6887AETE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6887AETE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6887AETE+T?
For technical support, including MAX6887AETE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6887AETE+T requirements.
6.How does Aetrix verify that MAX6887AETE+T is sourced from the original manufacturer or authorized distributors?
All MAX6887AETE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6887AETE+T meets industry standards.
7.What is the process for return or replacement of MAX6887AETE+T?
All MAX6887AETE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6887AETE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6887AETE+T part is unused and in its original packaging.
Return procedure for MAX6887AETE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6887AETE+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

