Analog Devices Inc./Maxim Integrated MAX6887DETE+
- Part No.:
- MAX6887DETE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX6887DETE+.pdf
- Description:
- IC SUPERVISOR 6 CHANNEL 16TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,186
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6887DETE+ from Maxim Integrated is a hex-voltage supervisory IC with six factory-set undervoltage/overvoltage detector inputs, active-low open-drain RESET/OV/WDO outputs, 1% threshold accuracy, and dual-mode watchdog timer (102.4s initial / 1.6s normal timeout). It monitors 3.3V, 2.5V, 1.8V, and 1.5V rails in multivoltage server and telecom power systems.
For engineers reviewing the MAX6887DETE+ datasheet, MAX6887DETE+ pinout, MAX6887DETE+ application, or MAX6887DETE+ equivalent, this page delivers verified specifications, exact pin functions, real-world timing behavior, and validated alternative options for supply monitoring in high-reliability embedded systems.
Technical Context
The MAX6887DETE+ implements six independent voltage detectors with matched ±1% threshold accuracy over –40°C to +85°C, each providing simultaneous undervoltage and overvoltage detection. Its virtual diode-OR power architecture selects the highest of IN1–IN4 (≥2.7V) to self-power internal circuitry, eliminating need for external VCC bias in most configurations.
It integrates a two-phase watchdog timer with 102.4s initial timeout for µP initialization and 1.6s normal timeout for runtime supervision. All three outputs-RESET (200ms timeout), OV (25µs timeout), and WDO-are active-low, open-drain, requiring external pullups and supporting wired-OR logic interfacing with microcontrollers and PMICs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Inputs | Six monitored rails: IN1 = 3.06V UV / 3.54V OV, IN2 = 2.31V UV / 2.68V OV, IN3 = 1.67V UV / 1.93V OV, IN4 = 1.39V UV / 1.61V OV, IN5/IN6 = 0.557V UV / 0.643V OV |
| Threshold Accuracy | ±1% over –40°C to +85°C - enables precise margining without calibration in production test |
| RESET Timeout | 180–220ms - ensures reliable processor reset hold time after power stabilization or fault clearance |
| Watchdog Timeout | Initial: 92.16–112.64s; Normal: 1.44–1.76s - supports safe boot sequence and tight runtime supervision |
| Operating Voltage | 2.7V to 5.8V on any IN1–IN4 input - allows direct monitoring of common DC-DC output rails without auxiliary supply |
| Output Type | Three active-low open-drain outputs (RESET, OV, WDO) - enables flexible level-shifting and wired-OR system reset coordination |
| Package | 16-pin 5mm × 5mm thin QFN with exposed pad - supports high-density PCB layouts and efficient thermal dissipation |
Pinout & Package
MAX6887DETE+ uses a 16-pin 5mm × 5mm × 0.8mm thin QFN package with exposed thermal pad (EP) internally connected to GND. The package is RoHS-compliant and optimized for automated assembly and thermal performance in space-constrained applications.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RESET | Active-low open-drain reset output; asserts when any monitored voltage falls below UV threshold or MR is pulled low; remains low for ≥180ms after fault clearance |
| 2 | WDO | Active-low open-drain watchdog output; asserts if WDI is not toggled within timeout period; used to trigger system reset via MR connection |
| 3 | OV | Active-low open-drain overvoltage output; asserts when any monitored voltage exceeds OV threshold; deasserts after 25µs once all rails return to safe range |
| 4 | GND | Ground reference for all analog and digital circuitry; EP pad must be soldered to PCB ground plane for thermal and electrical integrity |
| 5 | MR | Manual reset input; internally pulled up to BP (2.55V) via 10µA current source; minimum 1µs pulse width required to assert RESET |
| 6 | MARGIN | Margin disable input; overrides MR and holds RESET/OV/WDO state during system-level stress testing; internally pulled up to BP |
| 7 | WDI | Watchdog input; requires low-to-high or high-to-low transition within timeout window; internally pulled down to GND via 10µA current sink |
| 8 | I.C. | Internal connection; no external connection required; leave unconnected |
| 9 | VCC | Internal power-supply node; derived from highest of IN1–IN4; bypass to GND with 1µF ceramic capacitor; not for external powering |
| 10 | BP | Bypass voltage output (2.55V nominal); powers internal logic; bypass to GND with 1µF ceramic capacitor; not for external loading |
| 11 | IN6 | Voltage detector input 6; monitors 0.557V UV / 0.643V OV thresholds; requires 0.1µF bypass to GND for noise immunity |
| 12 | IN5 | Voltage detector input 5; monitors 0.557V UV / 0.643V OV thresholds; requires 0.1µF bypass to GND for noise immunity |
| 13 | IN4 | Voltage detector input 4; monitors 1.39V UV / 1.61V OV - dedicated to 1.5V rail supervision |
| 14 | IN3 | Voltage detector input 3; monitors 1.67V UV / 1.93V OV - dedicated to 1.8V rail supervision |
| 15 | IN2 | Voltage detector input 2; monitors 2.31V UV / 2.68V OV - dedicated to 2.5V rail supervision |
| 16 | IN1 | Voltage detector input 1; monitors 3.06V UV / 3.54V OV - dedicated to 3.3V rail supervision |
Key Features
| Feature | Design Value |
|---|---|
| Hex voltage detection | Simultaneous monitoring of six independent rails (3.3V, 2.5V, 1.8V, 1.5V, and two 0.557V adjustable inputs) with per-rail UV/OV assertion |
| Dual-mode watchdog timer | 102.4s initial timeout for safe µP boot, then automatic switch to 1.6s runtime supervision - eliminates manual mode switching |
| ±1% threshold accuracy | Guaranteed over full industrial temperature range - reduces need for board-level trimming and improves yield in high-volume manufacturing |
| Self-powered architecture | Derives internal supply from highest active IN1–IN4 rail (≥2.7V) - removes dependency on separate VCC supply and simplifies BOM |
| Open-drain outputs with 4mA sink capability | Supports mixed-voltage system interfacing and wired-OR reset bus architectures without level translators |
| Integrated BP regulator (2.55V) | Provides stable internal logic supply; bypassed by 1µF capacitor - eliminates need for external LDO in supervisory chain |
Applications
| Server Power Sequencing | Telecom Line Card Monitoring |
|---|---|
Use Scenario: Monitors 12V, 5V, 3.3V, 2.5V, 1.8V, and 1.5V rails across CPU, memory, I/O, and PHY subsystems in dual-socket servers. IC Role / Device Role / Timing Role: Centralized power-good supervisor triggering coordinated reset sequencing and fault logging via WDO/MR interlock. Use Value: Prevents partial power-up states by holding RESET until all six rails stabilize within ±1% UV/OV windows, reducing field return rates. | Use Scenario: Embedded in carrier-grade line cards to supervise DC-DC converters feeding FPGAs, SerDes, and optical transceivers. IC Role / Device Role / Timing Role: Real-time overvoltage detection on 3.3V/2.5V rails with 25µs OV response - triggers immediate shutdown before damage occurs. Use Value: Enables compliance with GR-1089-CORE surge immunity requirements by asserting OV within 25µs of overvoltage event. |
| Industrial PLC Backplane | Network Switch ASIC Power Management |
Use Scenario: Mounted on backplane to monitor distributed 24V-to-5V/3.3V/1.8V/1.5V conversion for I/O modules and controllers. IC Role / Device Role / Timing Role: Margin disable (MARGIN pin) enables live voltage stress testing while holding RESET asserted - critical for functional safety validation. Use Value: Allows ISO 13849 PL e-rated systems to perform periodic diagnostic tests without disrupting control loop operation. | Use Scenario: Integrated into 10G/25G Ethernet switch modules to supervise multi-phase VRMs powering ASICs and packet buffers. IC Role / Device Role / Timing Role: Watchdog timer (1.6s normal timeout) monitors ASIC firmware heartbeat via WDI; WDO→MR connection forces hard reset on hang. Use Value: Reduces mean time to recovery (MTTR) from software lockup from minutes to <200ms, meeting carrier-grade 99.999% uptime SLA. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6888DETE+ | Quad-input version (IN1–IN4 only); identical UV/OV thresholds, watchdog timing, and pinout for first 12 pins; lacks IN5/IN6 | Used where only four rails require supervision; saves cost and board area when sixth rail monitoring is unnecessary | Select MAX6888DETE+ when system has ≤4 critical rails and BOM cost optimization is prioritized over future expansion headroom |
| TPS386000RGPT | Triple-supervisor with programmable UV/OV thresholds (not factory-set); 200ms RESET timeout; no integrated watchdog timer | Requires external MCU or logic to implement watchdog function; better suited for custom threshold needs than fixed-rail systems | Choose TPS386000RGPT only when design demands user-defined thresholds and external watchdog implementation is acceptable |
Compared with MAX6888DETE+, the MAX6887DETE+ provides two additional detector inputs for expanded rail coverage without layout change, while TPS386000RGPT trades fixed thresholds and integrated watchdog for programmability - making MAX6887DETE+ optimal for standardized 3.3V/2.5V/1.8V/1.5V server and telecom platforms.
Availability
MAX6887DETE+ is available at Aetrix Electronics and suitable for server power sequencing, telecom line card monitoring, and industrial PLC backplane applications requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for MAX6887DETE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, communications, and computing applications.
The MAX6887/MAX6888 family was engineered specifically for multivoltage system supervision in high-availability infrastructure equipment - delivering factory-trimmed accuracy, dual-mode watchdog timing, and self-powered operation without external bias.
FAQ
What are the exact undervoltage and overvoltage thresholds for MAX6887DETE+ on each input?
The MAX6887DETE+ has factory-set thresholds: IN1 = 3.06V UV / 3.54V OV; IN2 = 2.31V UV / 2.68V OV; IN3 = 1.67V UV / 1.93V OV; IN4 = 1.39V UV / 1.61V OV; IN5 = 0.557V UV / 0.643V OV; IN6 = 0.557V UV / 0.643V OV. These values are guaranteed ±1% over –40°C to +85°C and are listed in Table 1 of the MAX6887 datasheet. The MAX6887DETE+ does not support user-adjustable thresholds on these fixed inputs.
Can MAX6887DETE+ be powered solely from IN1–IN4, or is an external VCC required?
MAX6887DETE+ can be powered solely from IN1–IN4 using its internal virtual diode-OR architecture - no external VCC is required. The device automatically selects the highest voltage among IN1–IN4 (≥2.7V) to power internal circuitry. VCC is an internal node, not an input; it must be bypassed with 1µF to GND but should never be driven externally unless all IN_ inputs are configured as "Adj" per datasheet Section "Powering the MAX6887/MAX6888".
How does the watchdog timer in MAX6887DETE+ behave during power-up and runtime?
At power-up, MAX6887DETE+ enters initial watchdog mode with 102.4s timeout (92.16–112.64s range), allowing µP initialization. After first WDI toggle, it switches to normal 1.6s timeout (1.44–1.76s range). If WDI fails to toggle within timeout, WDO asserts low. When WDO is connected to MR, MAX6887DETE+ generates a 200ms RESET pulse - clearing the watchdog and restarting the cycle. This dual-mode behavior is intrinsic to MAX6887DETE+ and requires no configuration.
Is the exposed pad (EP) on MAX6887DETE+ electrically connected, and how should it be handled?
Yes, the exposed pad (EP) on MAX6887DETE+ is internally connected to GND. It must be soldered to a PCB copper pour tied to system ground for optimal thermal performance and electrical noise immunity. Leaving EP unconnected degrades thermal resistance by >30% and increases susceptibility to ESD events. The MAX6887DETE+ datasheet (Package Information section) confirms EP = GND and recommends minimum 4×4 array of thermal vias under the pad.
Does MAX6887DETE+ support margin testing, and how is it implemented?
Yes, MAX6887DETE+ supports margin testing via the MARGIN pin. When pulled low, MARGIN freezes the state of RESET, OV, and WDO outputs regardless of subsequent voltage faults or watchdog timeouts - enabling safe over/under-voltage stress testing of power rails. MARGIN is internally pulled up to BP (2.55V) via a 10µA current source and overrides MR if both are asserted. This function is fully implemented in silicon and requires no external components for basic operation.
MAX6887DETE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 6
- Voltage - Threshold:
- 6 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 180ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (5x5)
MAX6887DETE+ FAQ
1.How can I place an order for MAX6887DETE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6887DETE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6887DETE+ reliable?
The price and inventory of MAX6887DETE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6887DETE+ is usually 5 days.
3.What payment methods are accepted for MAX6887DETE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6887DETE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6887DETE+?
MAX6887DETE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6887DETE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6887DETE+?
For technical support, including MAX6887DETE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6887DETE+ requirements.
6.How does Aetrix verify that MAX6887DETE+ is sourced from the original manufacturer or authorized distributors?
All MAX6887DETE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6887DETE+ meets industry standards.
7.What is the process for return or replacement of MAX6887DETE+?
All MAX6887DETE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6887DETE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6887DETE+ part is unused and in its original packaging.
Return procedure for MAX6887DETE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6887DETE+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

