My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX6887FETE+
- Part No.:
- MAX6887FETE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
MAX6887FETE+.pdf
- Description:
- IC SUPERVISOR 6 CHANNEL 16TQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6887FETE+ from Maxim Integrated is a hex-voltage supervisory IC with six factory-configured undervoltage/overvoltage detector inputs, active-low open-drain RESET/OV/WDO outputs, 1% threshold accuracy, and dual-mode watchdog timer (102.4s initial / 1.6s normal timeout). It monitors 3.3V, 2.5V, and 1.5V supplies in multivoltage server power systems.
For engineers reviewing the MAX6887FETE+ datasheet, MAX6887FETE+ pinout, MAX6887FETE+ application, or MAX6887FETE+ equivalent, key selection criteria include input voltage thresholds (IN1=3.06V UV/3.54V OV, IN2=2.31V UV/2.68V OV, IN3=1.39V UV/1.61V OV), 200ms RESET timeout, -40°C to +85°C operation, and 16-pin thin QFN package compatibility with high-density PCB layouts.
Technical Context
The MAX6887FETE+ implements six independent voltage detectors with ±1% threshold accuracy over temperature, each monitoring both undervoltage and overvoltage conditions using internal reference circuitry referenced to 0.6V. Its virtual diode-ORing power architecture selects the highest of IN1–IN4 (≥2.7V) to supply internal circuitry, eliminating need for external VCC regulation.
It integrates a configurable watchdog timer with two distinct timeout modes: 102.4s initial period for microprocessor boot initialization, followed by 1.6s normal period for runtime supervision. All three outputs-RESET, OV, and WDO-are active-low open-drain with 4mA sink capability and require external pullups.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Thresholds | IN1: 3.06V UV / 3.54V OV; IN2: 2.31V UV / 2.68V OV; IN3: 1.39V UV / 1.61V OV - factory-set for standard 3.3V/2.5V/1.5V rails |
| Threshold Accuracy | ±1% over -40°C to +85°C - ensures reliable trip points across industrial temperature range |
| RESET Timeout | 180–220ms - guarantees sufficient reset pulse width for system-level processor initialization |
| Watchdog Timeout | Initial: 92.16–112.64s; Normal: 1.44–1.76s - supports safe boot sequence and runtime fault detection |
| Supply Range | 2.7V to 5.8V on IN1–IN4 or VCC - enables direct monitoring of multiple DC-DC output rails |
| Output Type | Active-low open-drain (RESET/OV/WDO) - allows wired-OR logic and flexible voltage-level interfacing |
| Operating Temp | -40°C to +85°C - qualified for telecom, server, and industrial embedded environments |
Pinout & Package
Package: 16-pin thin QFN (5mm × 5mm × 0.8mm) with exposed pad (EP), RoHS-compliant, thermal performance optimized for high-power-density applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: RESET | Active-low open-drain reset output | Asserts when any monitored voltage falls below UV threshold or MR is pulled low; remains low for ≥180ms after fault clearance |
| 2: WDO | Active-low open-drain watchdog output | Asserts if WDI fails to toggle within watchdog timeout; connects to MR to generate automatic resets on processor stall |
| 3: OV | Active-low open-drain overvoltage output | Asserts when any input exceeds OV threshold; stays low for 25µs after all OV conditions clear |
| 4: GND | Ground reference | Primary return path for analog/digital circuitry and EP connection point |
| 5: MR | Manual reset input | Pull low to force RESET assertion; internally pulled up to BP (10µA); rejects <100ns glitches |
| 6: MARGIN | Margin disable control | Pull low to freeze RESET/OV/WDO state during system-level margin testing; overrides MR if both asserted |
| 7: WDI | Watchdog timer input | Requires low-to-high or high-to-low transition within timeout period; internally pulldown (10µA) |
| 8: I.C. | Internal connection | No external connection required; leave unconnected |
| 9: VCC | Internal power-supply voltage | Internally derived from highest IN1–IN4; bypass with 1µF ceramic capacitor; not for external load supply |
| 10: BP | Bypass voltage reference | +2.55V internal LDO output powering logic; bypass with 1µF ceramic capacitor; not for external load supply |
| 11: IN6 | Voltage detector input 6 | Monitors adjustable threshold (0.557V UV / 0.643V OV); requires 0.1µF bypass capacitor |
| 12: IN5 | Voltage detector input 5 | Monitors adjustable threshold (0.557V UV / 0.643V OV); requires 0.1µF bypass capacitor |
| 13: IN4 | Voltage detector input 4 | Monitors adjustable threshold (0.557V UV / 0.643V OV); powered via IN1–IN4 or VCC |
| 14: IN3 | Voltage detector input 3 | Monitors 1.39V UV / 1.61V OV - dedicated rail for 1.5V system supply validation |
| 15: IN2 | Voltage detector input 2 | Monitors 2.31V UV / 2.68V OV - dedicated rail for 2.5V system supply validation |
| 16: IN1 | Voltage detector input 1 | Monitors 3.06V UV / 3.54V OV - dedicated rail for 3.3V system supply validation |
Key Features
| Feature | Design Value |
|---|---|
| Hex voltage detection | Simultaneous monitoring of six independent supply rails - reduces component count vs. discrete supervisors |
| ±1% threshold accuracy | Guaranteed trip-point stability across full industrial temperature range without calibration |
| Dual-mode watchdog timer | 102.4s initial timeout enables safe microprocessor boot; 1.6s normal timeout detects runtime lockups |
| Open-drain outputs with 4mA sink | Enables flexible level-shifting and wired-OR reset bus architectures in mixed-voltage systems |
| Virtual diode-OR power selection | Automatically selects highest valid IN1–IN4 rail (≥2.7V) as internal supply - eliminates external regulator |
| MARGIN input override | Holds all outputs in current state during supply margin testing - prevents false resets during validation |
Applications
| Server Power Sequencing | Telecom Line Card Monitoring |
|---|---|
Use Scenario: Coordinating power-up/down sequencing of CPU, memory, and I/O rails in 1U/2U rack servers with >10 DC-DC converters. IC Role / Device Role / Timing Role: Centralized voltage supervisor asserting RESET only after all 3.3V/2.5V/1.5V rails stabilize within tolerance. Use Value: Prevents processor corruption during brown-out by enforcing 200ms minimum reset hold time after UV recovery. | Use Scenario: Real-time monitoring of distributed 3.3V, 2.5V, and 1.5V supplies across multi-slot telecom line cards with hot-swap capability. IC Role / Device Role / Timing Role: Fault detector triggering OV output within 25µs of overvoltage event to initiate immediate shutdown cascade. Use Value: Limits fault propagation by isolating failed card within microseconds using fast OV response and open-drain signaling. |
| Network Switch ASIC Power Validation | Industrial Embedded Controller Supervision |
Use Scenario: Validating tight-tolerance power rails (±3%) feeding high-speed SerDes and packet processing ASICs in Layer 3 switches. IC Role / Device Role / Timing Role: Precision supervisor verifying 3.06V UV / 3.54V OV thresholds on primary 3.3V rail with ±1% accuracy. Use Value: Eliminates need for external precision references - reduces BOM cost and layout area by integrating six detectors. | Use Scenario: Ensuring reliable startup and runtime supervision of ARM-based PLC controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Watchdog supervisor connecting WDO to MR to auto-reset CPU during firmware hangs, with 1.6s timeout tuned to application latency. Use Value: Achieves >99.99% uptime by recovering from software faults without operator intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6888FETE+ | Quad-input version (IN1–IN4 only); lacks IN5/IN6; identical thresholds and timing specs for IN1–IN4 | Suitable for designs with ≤4 monitored rails; smaller footprint not required since same 16-pin QFN package | Select when only four supply rails need supervision - reduces cost without sacrificing timing or accuracy |
| TPS3808G33DBVR | Single 3.3V supervisor with 200ms reset timeout; no OV detection or watchdog; SOT-23-6 package | Limited to single-rail monitoring; no overvoltage protection or processor watchdog capability | Choose only for simple 3.3V-only systems where hex supervision and OV/WDT features are unnecessary |
Compared with MAX6888FETE+, the MAX6887FETE+ adds two extra adjustable-threshold inputs (IN5/IN6) for future-proofing or auxiliary rail monitoring, while TPS3808G33DBVR offers minimal footprint at the cost of losing multirail, overvoltage, and watchdog functionality entirely.
Availability
MAX6887FETE+ is available at Aetrix Electronics and suitable for server power sequencing, telecom line card monitoring, network switch ASIC validation, and industrial embedded controller supervision requiring stable component supply and long-term lifecycle support.
Supply support for MAX6887FETE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for demanding industrial, communications, and computing applications.
The MAX6887/MAX6888 product line delivers multivoltage supervisory solutions with integrated watchdog timers and precision threshold detection for complex power architectures in servers, telecom infrastructure, and embedded systems.
FAQ
What are the exact undervoltage and overvoltage thresholds for MAX6887FETE+ on each input?
The MAX6887FETE+ has factory-set thresholds: IN1 = 3.06V UV / 3.54V OV; IN2 = 2.31V UV / 2.68V OV; IN3 = 1.39V UV / 1.61V OV; IN4–IN6 = 0.557V UV / 0.643V OV. These values are specified in Table 1 of the MAX6887 datasheet and confirmed for MAX6887FETE+ in the Selector Guide.
Does MAX6887FETE+ require an external power supply, or can it be powered from monitored rails?
The MAX6887FETE+ does not require an external VCC supply - it uses a virtual diode-OR architecture to automatically select the highest valid voltage among IN1–IN4 (≥2.7V) as its internal power source. This eliminates need for dedicated bias supply and simplifies system power design.
How does the watchdog timer in MAX6887FETE+ operate during processor boot and runtime?
The MAX6887FETE+ watchdog timer starts with a 102.4s initial timeout after power-up to allow safe microprocessor boot, then switches to 1.6s normal timeout for runtime supervision. WDI must toggle within each period; failure asserts WDO, which can be connected to MR to trigger automatic RESET.
Can MAX6887FETE+ monitor adjustable voltage thresholds, and how is that configured?
Yes - IN4, IN5, and IN6 on MAX6887FETE+ are configurable for adjustable thresholds (0.557V UV / 0.643V OV base). Connect an external resistor divider to set custom monitoring points above 0.6V using the equation VMON = 0.6 × (R1 + R2)/R2, with high-value resistors minimizing current draw.
What is the purpose of the MARGIN input on MAX6887FETE+, and how does it interact with MR?
The MARGIN input on MAX6887FETE+ holds RESET, OV, and WDO in their current state during system-level margin testing - preventing false resets when supplies are intentionally stressed. When both MARGIN and MR are asserted, MARGIN takes priority and overrides MR's reset request.
MAX6887FETE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Strip
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 6
- Voltage - Threshold:
- 6 Selectable Threshold Combinations
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 180ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TQFN (5x5)
MAX6887FETE+ FAQ
1.How can I place an order for MAX6887FETE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6887FETE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6887FETE+ reliable?
The price and inventory of MAX6887FETE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6887FETE+ is usually 5 days.
3.What payment methods are accepted for MAX6887FETE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6887FETE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6887FETE+?
MAX6887FETE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6887FETE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6887FETE+?
For technical support, including MAX6887FETE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6887FETE+ requirements.
6.How does Aetrix verify that MAX6887FETE+ is sourced from the original manufacturer or authorized distributors?
All MAX6887FETE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6887FETE+ meets industry standards.
7.What is the process for return or replacement of MAX6887FETE+?
All MAX6887FETE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6887FETE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6887FETE+ part is unused and in its original packaging.
Return procedure for MAX6887FETE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6887FETE+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
