Analog Devices Inc./Maxim Integrated MAX6889ETJ+
- Part No.:
- MAX6889ETJ+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
MAX6889ETJ+.pdf
- Description:
- IC SUPERVISOR 8 CHANNEL 32TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,550
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6889ETJ+ from Maxim Integrated is an EEPROM-configurable, octal-input, ten-output power-supply sequencer/supervisor designed for multivoltage system power management. It features eight voltage detector inputs (IN1–IN8), ten programmable outputs (PO1–PO10), ±1% threshold accuracy, 25µs–1600ms configurable timing delays, and SMBus/I²C interface for configuration - used in server motherboard power sequencing to coordinate startup of CPU, memory, and I/O rails.
For engineers reviewing the MAX6889ETJ+ datasheet, MAX6889ETJ+ pinout, MAX6889ETJ+ application, or MAX6889ETJ+ equivalent, this page delivers verified technical context, exact pin functions, real-world sequencing use cases, and validated alternative options for high-reliability telecom and computing infrastructure designs.
Technical Context
The MAX6889ETJ+ implements a digital logic network that maps up to eight voltage detector inputs and four general-purpose logic inputs (GPI1–GPI4) to ten independently configurable outputs via programmable timing blocks and conditional assertion logic. Each output supports active-high, active-low, open-drain, or weak-pullup drive modes with deassertion delays selectable from 25µs to 1600ms.
It integrates a dual-mode watchdog timer with independently programmable initial/normal timeout periods (6.25ms–102.4s), configurable GPI_/PO_ trigger conditions, and 512-bit user EEPROM (100k write cycles, 10-year retention). Power is derived from IN1 (≥6.5V) or highest of IN2–IN5 (≥2.7V), with internal LDO regulation to 5.4V for analog circuitry and 2.55V for digital logic (DBP).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Input Range | IN1: 2.5V–13.2V (50mV steps) or 1.25V–7.625V (25mV steps); IN2–IN7: 0.5V–5.5V (10/20mV steps); IN8: 2.5V–15.25V (50mV steps) |
| Threshold Accuracy | ±1% over –40°C to +85°C for VIN ≥2.5V; ±25mV for low-voltage ranges - ensures precise rail monitoring without external calibration |
| Programmable Outputs | 10 outputs (PO1–PO10), each configurable as active-high/low, open-drain, or weak pullup with independent 25µs–1600ms delay before deassertion |
| Watchdog Timer | Two independent timeout periods (initial/normal), programmable from 6.25ms to 102.4s; clearable via GPI_/PO_ combinations |
| Interface | SMBus/I²C-compatible 2-wire serial interface (400kHz max), with A0/A1 address pins supporting up to four devices on one bus |
| Operating Temperature | –40°C to +85°C extended industrial range - qualified for telecom central office and server board environments |
| User EEPROM | 512-bit internal user memory with 100,000 erase/write cycles and 10-year data retention - stores system-specific margining or fault logs |
Pinout & Package
MAX6889ETJ+ is housed in a 32-pin, 5mm × 5mm × 0.8mm thin QFN package with exposed thermal pad (EP), rated for –40°C to +85°C operation.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1–3, 5–10, 32 | PO2–PO10, PO1 | Configurable outputs: active-high/low, open-drain, or weak pullup; each pulls low with 10µA sink during UVLO (VCC < 2.5V) |
| 4, EP | GND | Ground reference for analog/digital circuits; exposed paddle must be connected to PCB ground plane for thermal and EMI performance |
| 11, 12 | MARGIN, MR | Logic inputs overriding PO_ state: MARGIN holds outputs in current state; MR asserts programmed reset - both internally pulled up to DBP via 10µA current source |
| 13, 14 | SDA, SCL | Open-drain SMBus/I²C interface lines requiring external pullups; support configuration EEPROM, registers, and 512-bit user memory access |
| 15, 16 | A0, A1 | Hardware address select pins enabling up to four MAX6889ETJ+ devices on shared bus - A0/A1 tied to GND/VDD sets unique 7-bit slave address |
| 17–20 | GPI4–GPI1 | General-purpose logic inputs with 10µA internal pulldown; configurable as watchdog triggers or PO_ control signals |
| 21, 22 | VCC, DBP | VCC powers analog circuitry (derived from IN1 or highest IN2–IN5); DBP powers digital logic/EEPROM - both require 1µF ceramic bypass to GND |
| 23–31 | IN8–IN1 | Eight voltage detector inputs: IN1/IN8 support high-voltage thresholds (up to 15.25V); IN2–IN7 cover 0.5V–5.5V with 10/20mV resolution |
Key Features
| Feature | Design Value |
|---|---|
| Eight precision voltage detectors | IN1/IN8: 2.5V–15.25V @ 50mV/25mV steps; IN2–IN7: 0.5V–5.5V @ 10mV/20mV steps - enables single-chip monitoring of core, I/O, and auxiliary rails |
| Ten conditionally programmable outputs | Each POx supports four drive types and independent 25µs–1600ms delay - eliminates need for external timers or discrete logic in complex sequencing trees |
| Dual-mode watchdog timer | Separately programmable initial/normal timeouts (6.25ms–102.4s) with flexible GPI_/PO_ clearing - provides fail-safe recovery for multi-processor systems |
| 512-bit user EEPROM | Persistent nonvolatile storage for system-specific calibration data, fault history, or margining settings - survives 100k writes and retains 10 years at +85°C |
| I²C/SMBus configuration interface | Standard 2-wire protocol with hardware address pins (A0/A1) - allows in-system reconfiguration without firmware changes or JTAG |
Applications
| Server Power Sequencing | Telecom Central Office Shelf |
|---|---|
Use Scenario: Coordinating startup order of CPU VDD, memory VDDQ, PCIe slot rails, and BMC power on dual-socket server motherboards. IC Role / Device Role / Timing Role: Primary sequencer supervising eight voltage rails and asserting ten controlled reset/interrupt signals with millisecond-level timing precision. Use Value: Eliminates discrete RC timers and logic gates; reduces BOM count by 7+ components while enabling field-updatable sequencing profiles via I²C. |
Use Scenario: Managing redundant -48V DC distribution, hot-swap controller enablement, and FPGA configuration power in carrier-grade line cards. IC Role / Device Role / Timing Role: High-voltage supervisor using IN1/IN8 to monitor -48V-derived rails and GPI inputs to detect shelf insertion/removal events. Use Value: ±1% threshold accuracy ensures reliable detection of -48V sag below -43.2V; programmable PO_ outputs directly drive MOSFET gate drivers for hot-swap FETs. |
| Storage Controller Board | Multi-Microprocessor System |
Use Scenario: Sequencing NVMe SSD power rails (12V, 3.3V, 1.8V, 1.2V) and coordinating reset release between host controller and flash controller ASICs. IC Role / Device Role / Timing Role: Voltage supervisor with IN2–IN7 configured for sub-1V detection (0.5V–3.05V @ 10mV steps) and PO1–PO5 driving ASIC reset pins. Use Value: 10mV threshold resolution enables accurate monitoring of 1.2V core and 1.8V I/O rails; margin disable input simplifies production test mode activation. |
Use Scenario: Synchronizing boot sequence across ARM Cortex-A72, DSP, and FPGA subsystems in radar processing units with strict inter-rail timing constraints. IC Role / Device Role / Timing Role: Central sequencer using GPI1–GPI4 to receive ready signals from each processor and PO6–PO10 to assert domain-specific resets. Use Value: Independent 25µs–1600ms per-output delay allows fine-grained alignment of reset deassertion across heterogeneous processors - avoids race conditions during boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6890ETI+ | 6 voltage inputs (IN1–IN6), 8 programmable outputs, no IN8 - same 32-pin QFN footprint but fewer high-voltage channels | Suitable for 6-rail systems without need for dual high-voltage monitoring (e.g., single-processor servers) | Select when system requires only six monitored rails and cost reduction is prioritized over IN8 flexibility |
| TPS65988DHAR | USB-C PD controller with integrated sequencer; 4 voltage monitors, 4 GPIOs, no EEPROM configuration - uses proprietary firmware, not SMBus/I²C | Targeted at USB-C power delivery systems, not general-purpose multirail sequencing | Choose only for USB-C port controller applications; not a functional substitute for MAX6889ETJ+ in traditional server/telecom power domains |
Compared with MAX6890ETI+, MAX6889ETJ+ adds two voltage inputs (IN7/IN8) and two outputs (PO9/PO10), enabling more complex sequencing trees; versus TPS65988DHAR, it offers field-reprogrammable EEPROM, broader voltage range, and direct I²C integration - critical for non-USB infrastructure.
Availability
MAX6889ETJ+ is available at Aetrix Electronics and suitable for server motherboard design, telecom shelf power management, and storage controller sequencing requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for MAX6889ETJ+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing markets.
The MAX6889/MAX6890/MAX6891 product line was engineered to replace discrete power sequencing solutions in high-density, multivoltage systems - delivering configurability, precision, and reliability for telecom, server, and storage equipment.
FAQ
What is the maximum number of voltage rails the MAX6889ETJ+ can monitor and sequence?
The MAX6889ETJ+ monitors eight independent voltage inputs (IN1–IN8) and controls ten programmable outputs (PO1–PO10), enabling full sequencing of up to eight power rails with redundant or auxiliary control signals. This capability is confirmed in the Functional Diagram and Pin Description sections of the official datasheet, where IN8 and PO9/PO10 are explicitly allocated to the MAX6889 variant - making MAX6889ETJ+ the highest-channel-count member of the family.
Does the MAX6889ETJ+ support I²C communication at standard-mode (100kHz) and fast-mode (400kHz) speeds?
Yes, the MAX6889ETJ+ supports SMBus/I²C communication at up to 400kHz, as specified in the Electrical Characteristics table under "Serial Clock Frequency (fSCL)" with a minimum value of 400kHz. The device meets standard I²C timing requirements including tSU:STA (0.6µs), tHD:DAT (30–900ns), and rise/fall time limits - ensuring interoperability with common microcontroller I²C peripherals without additional level-shifting or timing adjustments.
How does the MAX6889ETJ+ derive its internal power supply, and what are the voltage requirements?
The MAX6889ETJ+ derives power either from IN1 (if ≥6.5V) or from the highest of IN2–IN5 (if ≥2.7V), using an internal virtual diode-ORing scheme. When powered from IN1, an internal LDO regulates it to 5.4V for VCC (analog circuitry) and 2.55V for DBP (digital logic/EEPROM). External VCC supply is optional but must meet 2.7V–5.5V specifications - all details are confirmed in the "Powering the MAX6889/MAX6890/MAX6891" section of the datasheet.
Can the MAX6889ETJ+ watchdog timer be configured to reset only specific outputs instead of all ten?
Yes, the MAX6889ETJ+ watchdog timer can be programmed to assert any subset of the ten programmable outputs (PO1–PO10), not necessarily all. Configuration is performed via the watchdog control register (address 0x1E), where individual PO_ bits determine which outputs respond to watchdog timeout - allowing selective reset of critical subsystems (e.g., CPU core) while leaving peripheral rails unaffected, as documented in Table 21 and the Watchdog Timer section.
What is the guaranteed threshold accuracy of the MAX6889ETJ+ over temperature, and which inputs meet the ±1% specification?
The MAX6889ETJ+ guarantees ±1% threshold accuracy over –40°C to +85°C for inputs operating at VIN ≥2.5V - specifically applying to IN1 and IN8 when configured in their 50mV-increment ranges (2.5V–13.2V and 2.5V–15.25V), and to IN2–IN7 when set to 20mV increments within 2.5V–5.5V. This is explicitly stated in the Electrical Characteristics table under "IN1/IN8 Threshold Accuracy" and "IN2–IN7 Threshold Accuracy" rows with TA = –40°C to +85°C conditions.
MAX6889ETJ+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 8
- Voltage - Threshold:
- 8 Selectable Threshold Combinations
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TQFN (5x5)
MAX6889ETJ+ FAQ
1.How can I place an order for MAX6889ETJ+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6889ETJ+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6889ETJ+ reliable?
The price and inventory of MAX6889ETJ+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6889ETJ+ is usually 5 days.
3.What payment methods are accepted for MAX6889ETJ+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6889ETJ+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6889ETJ+?
MAX6889ETJ+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6889ETJ+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6889ETJ+?
For technical support, including MAX6889ETJ+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6889ETJ+ requirements.
6.How does Aetrix verify that MAX6889ETJ+ is sourced from the original manufacturer or authorized distributors?
All MAX6889ETJ+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6889ETJ+ meets industry standards.
7.What is the process for return or replacement of MAX6889ETJ+?
All MAX6889ETJ+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX6889ETJ+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6889ETJ+ part is unused and in its original packaging.
Return procedure for MAX6889ETJ+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6889ETJ+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

