Analog Devices Inc./Maxim Integrated MAX6889ETJ+T
- Part No.:
- MAX6889ETJ+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
MAX6889ETJ+T.pdf
- Description:
- IC SUPERVISOR 8 CHANNEL 32TQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,919
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX6889ETJ+T from Maxim Integrated is an EEPROM-configurable, octal-input, ten-output power-supply sequencer/supervisor designed for multivoltage system power management. It features eight voltage detector inputs (IN1–IN8), ten programmable outputs (PO1–PO10), ±1% threshold accuracy, 25µs–1600ms configurable timing delays, and SMBus/I²C interface for configuration - deployed in telecom servers and multi-rail embedded systems.
For engineers reviewing the MAX6889ETJ+T datasheet, MAX6889ETJ+T pinout, MAX6889ETJ+T application, or MAX6889ETJ+T equivalent, this page delivers verified technical context, real-world sequencing use cases, validated alternatives, and supply-chain support details specific to the 32-pin Thin QFN-EP package and extended-temperature (-40°C to +85°C) operation.
Technical Context
The MAX6889ETJ+T implements a hierarchical digital control architecture with independent timing blocks per output, enabling precise sequencing across up to ten power rails. Its eight voltage detectors include two high-voltage inputs (IN1 and IN8) supporting 1.25V–15.25V thresholds in fine increments (25mV/50mV), plus six mid-range inputs (IN2–IN7) covering 0.5V–5.5V in 10mV/20mV steps.
Each of the ten programmable outputs supports active-high, active-low, open-drain, or weak-pullup drive modes and can be triggered by any combination of voltage inputs, GPI signals, watchdog timeout, or manual reset. The integrated watchdog timer offers independently programmable initial/normal timeouts (6.25ms–102.4s) and flexible clearing logic tied to GPI or PO states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Count | 8 voltage detector inputs (IN1–IN8), including dual high-voltage channels (IN1, IN8) and 4 general-purpose logic inputs (GPI1–GPI4) |
| Output Count | 10 fully programmable outputs (PO1–PO10) with configurable polarity, drive type, and assertion timing |
| Threshold Accuracy | ±1% over temperature for most ranges; ±12.5mV for 0.5V–1.25V range at -40°C to +85°C |
| Timing Delay Range | 25µs to 1600ms per output - enables staggered rail startup/shutdown with sub-millisecond resolution |
| Interface | SMBus/I²C-compatible 2-wire serial interface (400kHz max) with A0/A1 address pins for up to four devices on one bus |
| EEPROM | 512-bit user EEPROM (100,000 write cycles, 10-year data retention) + separate configuration EEPROM |
| Operating Temp | -40°C to +85°C - qualified for industrial and telecom infrastructure environments |
Pinout & Package
MAX6889ETJ+T is housed in a 32-pin, 5mm × 5mm × 0.8mm thin QFN package with exposed thermal pad (EP), optimized for high-density PCB layouts and thermal performance in power management IC applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PO1–PO10 | Programmable Output Stages | Individually configurable as active-high/low, open-drain, or weak pullup; each includes dedicated timing delay block (25µs–1600ms) |
| IN1, IN8 | High-Voltage Detector Inputs | Support 1.25V–15.25V thresholds in 25mV/50mV steps; require 0.1µF local bypass for noise immunity |
| IN2–IN7 | Mid-Range Voltage Detector Inputs | Monitor 0.5V–5.5V in 10mV/20mV steps; high-Z mode enables 0.167V–1.017V detection via external divider |
| GPI1–GPI4 | General-Purpose Logic Inputs | Internally pulled down (10µA); configurable as watchdog triggers or output enable/disable controls |
| MARGIN, MR | System Test & Control Inputs | MARGIN overrides MR when both asserted; both internally pulled up to DBP (10µA) and disable margining or force reset |
| SDA, SCL, A0, A1 | I²C/SMBus Interface | Open-drain bidirectional data/clock + 2-bit address; supports up to four MAX6889 devices on shared bus |
| VCC, DBP | Internal Power Rails | VCC powers analog circuitry (derived from highest IN2–IN5 or regulated IN1); DBP powers logic/EEPROM/outputs (bypass with 1µF ceramic) |
Key Features
| Feature | Design Value |
|---|---|
| Octal voltage monitoring with dual HV inputs | IN1 (1.25–13.2V) and IN8 (1.25–15.25V) enable direct monitoring of 12V, 5V, 3.3V, and auxiliary rails without external dividers |
| 10 independent programmable outputs | Each output supports conditional assertion based on voltage/GPI/watchdog events, with per-output timing delay and drive-mode selection |
| Configurable watchdog timer | Two-stage timeout (initial + normal) independently set from 6.25ms to 102.4s; clear logic configurable across GPI/PO combinations |
| High-accuracy threshold detection | ±1% accuracy over full temperature range for standard voltage ranges; hysteresis fixed at 0.3% of threshold voltage |
| Nonvolatile configuration storage | Separate configuration EEPROM retains sequencing logic, thresholds, and timing settings across power cycles - no host reprogramming required |
Applications
| Telecom Server Power Sequencing | Multi-Processor Board Supervision |
|---|---|
|
Use Scenario: Sequencing 12V, 5V, 3.3V, 1.8V, and 1.2V rails on a carrier-grade line card with strict ramp-time and dependency requirements. IC Role / Device Role / Timing Role: Centralized sequencer that monitors all input rails and asserts PO outputs to enable DC/DC converters and FPGAs in precise order with millisecond-level delays. Use Value: Eliminates discrete RC timing networks and reduces BOM count by consolidating eight voltage monitors and ten controlled outputs into one 5mm × 5mm IC. |
Use Scenario: Managing power-up sequence and fault response across dual ARM CPUs, DDR4 memory, PCIe switch, and PMICs on an industrial edge compute module. IC Role / Device Role / Timing Role: Supervisor coordinating cross-rail dependencies (e.g., VDD_IO must stabilize before VDD_CORE) and asserting reset to processors upon undervoltage on any monitored rail. Use Value: Enables deterministic boot behavior and safe shutdown via programmable watchdog timeout and GPI-triggered fail-safe outputs. |
| Base Station RF Front-End Control | Enterprise Storage Controller Monitoring |
|
Use Scenario: Controlling bias sequencing and thermal shutdown for GaN power amplifiers in 5G massive MIMO radio units. IC Role / Device Role / Timing Role: Monitors PA supply voltages (28V, 5V, 3.3V) and temperature-derived GPI signals to assert PO outputs that gate amplifier enable lines and trigger fault interrupts. Use Value: Prevents RF damage by enforcing strict voltage sequencing and fast (<2µs) fault propagation from IN_ to PO_ paths. |
Use Scenario: Supervising redundant 12V/5V/3.3V supplies, NVMe controller VDD, and SSD power rails in a RAID controller board. IC Role / Device Role / Timing Role: Detects undervoltage on backup 12V rail and asserts PO outputs to initiate graceful firmware shutdown and capacitor hold-up activation before main power loss. Use Value: Achieves >99.999% uptime compliance by combining EEPROM-retained fault logging, margin testing via MARGIN pin, and I²C-accessible status registers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-supply sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6890ETI+ | 6 voltage inputs (IN1–IN6), 8 programmable outputs, 28-pin QFN; lacks IN7/IN8 and PO9/PO10 | Suitable for simpler 6-rail systems; reduced sequencing depth and no second HV input limits 12V+ monitoring flexibility | Select when system requires only six monitored rails and eight outputs - lower cost and smaller footprint than MAX6889ETJ+T |
| TPS659122ZQV | TI PMIC with integrated DC/DCs and LDOs; 6 voltage monitors, 12 GPIOs (not all sequencable); no EEPROM-based nonvolatile config | Combines power conversion and sequencing; requires host processor for runtime configuration; no autonomous watchdog-initiated sequencing | Choose when board space and bill-of-materials reduction outweigh need for autonomous, EEPROM-configured sequencing without host intervention |
Compared with MAX6890ETI+, the MAX6889ETJ+T adds two voltage inputs and two outputs for complex multirail systems; compared with TPS659122ZQV, it provides standalone, nonvolatile, host-independent sequencing ideal for safety-critical or headless deployments.
Availability
MAX6889ETJ+T is available at Aetrix Electronics and suitable for telecom server power sequencing, multi-processor board supervision, and base station RF front-end control requiring stable component supply, long-term lifecycle support, and guaranteed extended-temperature operation.
Supply support for MAX6889ETJ+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for demanding industrial, communications, and computing applications.
The MAX6889ETJ+T belongs to Maxim's EEPROM-programmable power-supply sequencer family, engineered specifically for autonomous, field-configurable, multivoltage sequencing in high-reliability infrastructure equipment where firmware independence and EEPROM-retained settings are critical.
FAQ
What is the primary function of the MAX6889ETJ+T in a power management system?
The MAX6889ETJ+T serves as an autonomous, EEPROM-configurable power-supply sequencer and supervisor. It monitors eight voltage rails and four logic inputs, then asserts up to ten programmable outputs - each with individually configurable polarity, drive type, and timing delay - to orchestrate safe, repeatable power-up, power-down, and fault-response sequences without host processor involvement. Its nonvolatile configuration ensures consistent behavior across power cycles.
Does the MAX6889ETJ+T support I²C communication, and what are its interface limitations?
Yes, the MAX6889ETJ+T features an SMBus/I²C-compatible 2-wire serial interface operating up to 400kHz. It uses open-drain SDA/SCL pins requiring external pullups, and two address pins (A0, A1) allowing up to four MAX6889ETJ+T devices on a single bus. The interface accesses configuration registers, internal 512-bit user EEPROM, and configuration EEPROM - but does not support hot-plug or clock stretching per datasheet timing specs.
How many voltage inputs does the MAX6889ETJ+T monitor, and what are their threshold ranges?
The MAX6889ETJ+T monitors eight voltage inputs: IN1 and IN8 are high-voltage inputs supporting 1.25V–7.625V (25mV steps) or 2.5V–15.25V (50mV steps); IN2–IN7 cover 0.5V–5.5V in 10mV/20mV steps. In high-impedance mode, IN2–IN7 can detect as low as 0.167V using external resistive dividers - confirmed in Electrical Characteristics Table and Pin Description section.
Can the MAX6889ETJ+T operate without an external microcontroller after initial configuration?
Yes. The MAX6889ETJ+T stores all sequencing logic, voltage thresholds, timing delays, and output configurations in internal EEPROM. Once programmed, it operates autonomously - monitoring inputs, executing conditional output assertions, and managing watchdog timeouts - without any host processor interaction. This makes MAX6889ETJ+T ideal for headless or safety-critical systems where firmware reliability cannot be assumed.
What is the role of the MARGIN and MR pins on the MAX6889ETJ+T?
The MARGIN pin disables margining functions and holds programmable outputs in their current state when driven low; the MR (Manual Reset) pin forces a user-defined reset state on selected outputs when asserted. Both pins are internally pulled up to DBP via 10µA current sources. MARGIN takes priority over MR if both are asserted simultaneously - a behavior explicitly defined in the Pin Description and Detailed Description sections of the datasheet.
MAX6889ETJ+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 8
- Voltage - Threshold:
- 8 Selectable Threshold Combinations
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-TQFN (5x5)
MAX6889ETJ+T FAQ
1.How can I place an order for MAX6889ETJ+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6889ETJ+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6889ETJ+T reliable?
The price and inventory of MAX6889ETJ+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6889ETJ+T is usually 5 days.
3.What payment methods are accepted for MAX6889ETJ+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6889ETJ+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6889ETJ+T?
MAX6889ETJ+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6889ETJ+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6889ETJ+T?
For technical support, including MAX6889ETJ+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6889ETJ+T requirements.
6.How does Aetrix verify that MAX6889ETJ+T is sourced from the original manufacturer or authorized distributors?
All MAX6889ETJ+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6889ETJ+T meets industry standards.
7.What is the process for return or replacement of MAX6889ETJ+T?
All MAX6889ETJ+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6889ETJ+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6889ETJ+T part is unused and in its original packaging.
Return procedure for MAX6889ETJ+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6889ETJ+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

