Analog Devices Inc./Maxim Integrated MAX6899PAZT+T
- Part No.:
- MAX6899PAZT+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
MAX6899PAZT+T.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL TSOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:2,910
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX6899PAZT+T from Maxim Integrated is an ultra-small, low-power supervisory circuit with active-low enable and active-high push-pull output, designed for precise power-supply sequencing and reset control in automotive and industrial systems. It monitors input voltages down to 0.5V with ±1.8% threshold accuracy over temperature, provides capacitor-adjustable delay (40µs to >1s), operates from 1.5V to 5.5V, and is fully specified from –40°C to +125°C.
For engineers reviewing the MAX6899PAZT+T datasheet, MAX6899PAZT+T pinout, MAX6899PAZT+T application, or MAX6899PAZT+T equivalent, this page delivers verified functional identity, confirmed timing behavior (150ns enable-to-output propagation), package mapping (6-pin thin SOT23), real-world sequencing use cases, and two validated alternative parts with documented technical differences.
Technical Context
The MAX6899PAZT+T implements a fixed 150ns enable-to-output propagation delay (P-version), not capacitor-adjustable enable delay - distinguishing it from A-versions. Its IN pin uses a fixed 0.5V internal threshold with 5mV hysteresis, and the ENABLE pin is active-low with logic thresholds of 0.4V (VIL) and 1.4V (VIH).
It features a push-pull output referenced to VCC, delivering VOH ≥ 0.8×VCC at ISOURCE = 500µA and VOL ≤ 0.3V at ISINK = 90µA, with absolute maximum ratings supporting VCC up to 5.5V and OUT to VCC + 0.3V. The CDELAY pin sources 250nA (typ) to charge an external capacitor for input-to-output timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.5V to 5.5V - supports direct interface with 1.8V, 2.5V, 3.3V, and 5V rails without level shifting. |
| Threshold Voltage (IN) | 0.5V ±1.8% over –40°C to +125°C - enables accurate monitoring of low-voltage rails (e.g., 1.2V, 1.8V) via external resistor divider. |
| Enable-to-Output Delay | 150ns propagation delay (P-version) - ensures deterministic, sub-microsecond response to enable assertion, critical for tight-timing sequencing. |
| Output Type | Active-high push-pull - drives high/low actively without external pull-up; compatible with standard CMOS inputs and eliminates leakage concerns. |
| Supply Current | 10µA (typ) at VCC = 3.3V - enables battery-backed or always-on monitoring in portable and automotive applications. |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive, industrial control, and harsh-environment embedded systems. |
| Input Hysteresis | 5mV - prevents output chatter during slow-rising/falling supply transitions, improving noise immunity in noisy power domains. |
Pinout & Package
MAX6899PAZT+T is housed in a 6-pin thin SOT23 package (1.60mm × 2.90mm), optimized for space-constrained PCB layouts in automotive ECUs and portable electronics.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - ENABLE | Active-low logic-enable input | Drive high to immediately deassert output (OUT = low); drive low to assert output after 150ns propagation delay when IN > 0.5V. |
| 2 - GND | Ground reference | Primary return path for internal circuitry and CDELAY capacitor discharge; must be low-impedance for stable timing. |
| 3 - IN | High-impedance monitor input | Accepts voltage from external resistive divider; triggers on rising edge above 0.5V (5mV hysteresis) to initiate output assertion sequence. |
| 4 - OUT | Active-high push-pull output | Drives high (≥0.8×VCC) or low (≤0.3V) actively; sinks/source current up to ±20mA; no external pull-up required. |
| 5 - CDELAY | Capacitor-adjustable delay node | Internal 250nA current source charges external capacitor to set IN-to-OUT delay per tDELAY = CCDELAY × 4.0×10⁶ + 40µs. |
| 6 - VCC | Power supply input | Accepts 1.5V–5.5V; requires local 0.1µF ceramic bypass to GND; UVLO activates below 1.2V to force safe output deassertion. |
Key Features
| Feature | Design Value |
|---|---|
| 150ns enable propagation delay | Guaranteed fast response to enable signal - enables precise coordination with other sequencers or microcontroller GPIOs in multi-rail systems. |
| 0.5V fixed threshold with 1.8% accuracy | Eliminates need for external reference; maintains precision across full automotive temperature range without calibration. |
| Capacitor-programmable IN-to-OUT delay | Supports delays from 40µs to >1s using standard ceramic capacitors - accommodates diverse power-up timing requirements (e.g., LDO settling, FPGA configuration). |
| Ultra-low 10µA supply current | Minimizes standby power in always-on monitoring circuits - extends battery life in telematics modules and sensor nodes. |
| 6-pin thin SOT23 package | Reduces board area by >50% vs. standard SOT23; compatible with automated optical inspection and high-density reflow processes. |
Applications
| Automotive Power Sequencing | Industrial PLC I/O Module Reset |
|---|---|
|
Use Scenario: Coordinating startup order of MCU, CAN transceiver, and sensor power rails in an ADAS camera ECU. IC Role / Device Role / Timing Role: Supervisory sequencer that asserts MCU reset only after 3.3V rail stabilizes and CAN transceiver enable is granted. Use Value: Prevents bus contention and firmware lockup by enforcing strict voltage and timing dependencies between subsystems. |
Use Scenario: Ensuring clean reset of ARM-based controller and isolated analog I/O ASICs after main 24V supply ramps. IC Role / Device Role / Timing Role: Dual-function monitor: detects 5V logic rail undervoltage and gates reset pulse using ENABLE tied to watchdog timer output. Use Value: Eliminates need for discrete RC reset generators and improves reset reliability under brownout conditions. |
| Medical Infusion Pump Safety Monitoring | Telecom Line Card Power Management |
|
Use Scenario: Validating battery-backed 3.3V rail integrity before enabling motor driver and pressure sensor interfaces. IC Role / Device Role / Timing Role: Critical voltage supervisor with fail-safe output: OUT goes low only when both IN > 0.5V and ENABLE is asserted (tied to safety MCU). Use Value: Meets IEC 62304 Class C software safety requirements by providing hardware-enforced power validation prior to actuation. |
Use Scenario: Managing power-up sequence of DSP, SerDes, and PHY ICs on a 48V-powered line card with multiple DC-DC converters. IC Role / Device Role / Timing Role: Cascadable sequencer: CDELAY output drives ENABLE of downstream MAX6899 to create multi-stage delay chain. Use Value: Enables deterministic, capacitor-tuned delays without FPGA or microcontroller involvement - reduces BOM and firmware complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar supervisory sequencing applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6899AAZT+T | Capacitor-adjustable enable-to-output delay (vs. fixed 150ns in MAX6899PAZT+T); same pinout and IN/OUT functionality. | Suitable where variable enable timing is needed (e.g., adaptive sequencing based on temperature or load); less deterministic than P-version. | Select MAX6899AAZT+T only if programmable enable delay is required; otherwise MAX6899PAZT+T offers superior timing predictability. |
| TLV809EADBZR | Single-channel reset IC with fixed 2.63V threshold and 200ms reset timeout; no enable input, no adjustable delay, SOT23-3 package. | Limited to basic power-on reset; cannot perform sequencing, voltage monitoring below 2.6V, or cascaded timing control. | Choose TLV809EADBZR only for simple, cost-sensitive reset-only functions; MAX6899PAZT+T adds sequencing flexibility, low-threshold monitoring, and enable control. |
Compared with MAX6899AAZT+T, MAX6899PAZT+T trades delay programmability for guaranteed 150ns enable response - critical for time-critical coordination. Versus TLV809EADBZR, it delivers full sequencing capability, sub-1V monitoring, and active enable control, making it suitable for complex multi-rail systems rather than basic reset generation.
Availability
MAX6899PAZT+T is available at Aetrix Electronics and suitable for automotive power sequencing, industrial PLC reset management, medical safety monitoring, telecom line card sequencing, and critical µP supervision requiring stable component supply across extended temperature ranges.
Supply support for MAX6899PAZT+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog and mixed-signal ICs for demanding applications in automotive, industrial, communications, and computing markets.
The MAX6895–MAX6899 family was developed specifically for ultra-compact, low-power power-supply sequencing and supervisory control in space- and power-constrained systems operating across –40°C to +125°C.
FAQ
What is the enable-to-output propagation delay of the MAX6899PAZT+T?
The MAX6899PAZT+T has a fixed 150ns enable-to-output propagation delay (tPROPP), as confirmed in the Electrical Characteristics table under "ENABLE/ENABLE to OUT/OUT Delay" for P-version devices. This is distinct from A-versions, which use capacitor-adjustable enable delay. The 150ns value is typical and guaranteed over temperature, enabling precise timing coordination in multi-device sequencing chains. This delay applies when ENABLE transitions from high to low while IN remains above 0.5V.
Does the MAX6899PAZT+T support monitoring of voltages below 1.0V?
Yes, the MAX6899PAZT+T supports monitoring down to 0.5V via its high-impedance IN pin with a fixed internal threshold. Using an external resistive divider (e.g., R1/R2), it can accurately supervise rails such as 1.2V, 1.8V, or 2.5V. The threshold exhibits ±1.8% accuracy over –40°C to +125°C, and input hysteresis of 5mV prevents false triggering during slow voltage transitions. The IN pin draws only ±15nA, allowing use of high-value resistors without significant divider error.
What package type and dimensions does the MAX6899PAZT+T use?
The MAX6899PAZT+T uses a 6-pin thin SOT23 package measuring 1.60mm × 2.90mm, as specified in the Package Information section and Ordering Table. This ultra-compact outline is RoHS-compliant (+T suffix) and optimized for high-density PCB layouts. It shares footprint compatibility with other MAX689x variants in thin SOT23, enabling design reuse across the family. Thermal resistance θJA is 110°C/W, supporting operation at full rated power in typical 4-layer board configurations.
Can the MAX6899PAZT+T output drive a MOSFET gate directly?
Yes, the MAX6899PAZT+T's active-high push-pull output can directly drive the gate of small- to medium-size N-channel MOSFETs used in power-switching applications. With VOH ≥ 0.8×VCC at 500µA source current and VOL ≤ 0.3V at 90µA sink current, it provides sufficient voltage swing and drive strength for logic-level MOSFETs. For higher gate capacitance or faster switching, a dedicated gate driver is recommended - but for sequencing control of load switches or enable lines, direct drive is fully supported and commonly implemented.
How is the input-to-output delay configured on the MAX6899PAZT+T?
The input-to-output delay on the MAX6899PAZT+T is configured using an external capacitor (CCDELAY) connected between the CDELAY pin and GND. The internal 250nA current source charges this capacitor; when its voltage reaches 1.00V, the output asserts. Delay follows tDELAY = CCDELAY × 4.0×10⁶ + 40µs - for example, a 100nF capacitor yields ~400ms delay. This delay is independent of the fixed 150ns enable-to-output path and applies only to transitions initiated by the IN pin rising above 0.5V.
MAX6899PAZT+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Sequencer
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High
- Reset Timeout:
- Adjustable/Selectable
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-6
MAX6899PAZT+T FAQ
1.How can I place an order for MAX6899PAZT+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX6899PAZT+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX6899PAZT+T reliable?
The price and inventory of MAX6899PAZT+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX6899PAZT+T is usually 5 days.
3.What payment methods are accepted for MAX6899PAZT+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX6899PAZT+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX6899PAZT+T?
MAX6899PAZT+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX6899PAZT+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX6899PAZT+T?
For technical support, including MAX6899PAZT+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX6899PAZT+T requirements.
6.How does Aetrix verify that MAX6899PAZT+T is sourced from the original manufacturer or authorized distributors?
All MAX6899PAZT+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX6899PAZT+T meets industry standards.
7.What is the process for return or replacement of MAX6899PAZT+T?
All MAX6899PAZT+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX6899PAZT+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX6899PAZT+T part is unused and in its original packaging.
Return procedure for MAX6899PAZT+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX6899PAZT+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

