Analog Devices Inc./Maxim Integrated MAX696CWE+T
- Part No.:
- MAX696CWE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX696CWE+T.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX696CWE+T from Maxim Integrated is a microprocessor supervisory circuit in 16-pin wide SOIC package, providing adjustable low-line reset (1.25V–1.35V), watchdog timer (100ms/1.6s selectable), power-fail warning (1.3V PFI threshold), battery-backup switching (VOUT switchover, 50mA), and CMOS RAM write protection logic. It is used in industrial controllers for reliable power-up sequencing and brownout recovery.
For engineers reviewing the MAX696CWE+T datasheet, MAX696CWE+T pinout, MAX696CWE+T application, or MAX696CWE+T equivalent, key selection considerations include its integrated battery switchover capability, dual reset outputs (active-low and active-high), programmable watchdog timeout, 1μA battery-backup supply current, and compatibility with 3.0V–5.5V VCC systems requiring deterministic reset timing and fail-safe memory retention.
Technical Context
The MAX696CWE+T integrates six core functions: precision 1.3V comparator-based low-line detection with hysteresis, monostable reset generator (default 50ms), watchdog timer with internal 10.24kHz oscillator or external clock/capacitor control, dedicated 1.3V power-fail comparator (PFI/PFO), battery switchover MOSFET (200Ω on-resistance), and BATT ON open-drain driver for external PNP pass transistors.
Its architecture features independent signal paths: LLIN directly controls RESET and LOW LINE outputs; WDI transitions reset the watchdog counter; OSC SEL selects between internal oscillator (fast/slow modes) and external timing sources; PFI operates independently but shares the same 1.3V reference; VBATT–VOUT switchover uses analog comparison with 50mV/70mV thresholds and 20mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage (VCC) | 3.0V to 5.5V - supports standard 3.3V and 5V microprocessor rails without level-shifting. |
| Low-Line Threshold | 1.25V to 1.35V - precise detection of VCC brownout with 12mV hysteresis prevents chatter during slow voltage decay. |
| Reset Timeout Delay | 35ms to 70ms (typ 50ms) - ensures microprocessor clock stabilization before release from reset. |
| Watchdog Timeout | 100ms or 1.6s (selectable) - provides flexible software execution monitoring with extended post-reset grace period. |
| VOUT Output Current | 50mA - sufficient to power typical CMOS RAM and real-time clocks without external regulators. |
| Battery-Backup Supply Current | ≤1μA (max) - enables multi-year backup operation from coin-cell batteries. |
| Power-Fail Input Threshold | 1.2V to 1.4V - allows early warning of supply collapse before reset activation, enabling graceful data save. |
Pinout & Package
MAX696CWE+T is housed in a 16-pin wide SOIC (SO) package, 7.5mm body width, 1.27mm pitch, RoHS-compliant lead-free construction (indicated by '+' suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VBATT | Backup-battery input | Accepts 2.0V–4.25V battery; internally compared to VCC to enable switchover when VCC drops below VBATT − 50mV. |
| 2 VOUT | Switched output rail | Delivers higher of VCC or VBATT (50mA max); powers CMOS RAM during main supply failure. |
| 3 VCC | Main supply input | 3.0V–5.5V operating rail; powers internal circuitry and enables VOUT-to-VCC connection. |
| 4 GND | Ground reference | Common return for all analog and digital signals; must be low-impedance for stable reset timing. |
| 5 BATT ON | Battery-active indicator | Open-drain output sinking 7mA; drives base of external PNP transistor to boost VOUT current beyond 50mA. |
| 6 LOW LINE | Low-voltage status flag | Active-low output asserting when LLIN < 1.3V; used for system-level fault signaling or LED indication. |
| 7 OSC IN | Oscillator timing input | Accepts external capacitor (e.g., 47pF → ~4kHz) or clock signal to program reset/watchdog timing. |
| 8 OSC SEL | Oscillator mode select | High/floating = internal oscillator; low = external timing source; internal 3µA pullup simplifies control. |
| 9 PFI | Power-fail comparator input | Noninverting input referenced to 1.3V; monitors unregulated DC or battery voltage for early warning. |
| 10 PFO | Power-fail output | Active-low interrupt signal (NMI) triggered when PFI < 1.3V; turned off during battery-backup mode. |
| 11 WDI | Watchdog input | Three-level input (low/mid/high); toggling required every 100ms or 1.6s; floating disables watchdog. |
| 12 N.C. | No connection | Pin 12 is unconnected internally; must remain open per datasheet. |
| 13 LLIN | Low-line sense input | CMOS input to 1.3V comparator; externally biased via resistor divider to set VCC reset threshold. |
| 14 WDO | Watchdog fault output | Active-low flag asserting on timeout; resets only on next WDI transition while RESET is high. |
| 15 RESET | Active-low reset output | Drives µP reset pin low for ≥35ms; includes internal 3µA pullup for direct CMOS interface. |
| 16 RESET | Active-high reset output | Inverted complement of RESET; eliminates need for external inverter in active-high reset systems. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated battery switchover | Internal 200Ω MOSFET connects VBATT to VOUT during power loss; enables seamless RAM backup without external FETs. |
| Dual reset outputs | Simultaneous active-low (RESET) and active-high (RESET) outputs eliminate need for external inverters or level shifters. |
| Programmable watchdog timer | Selectable 100ms or 1.6s timeout via OSC SEL/OSC IN; includes extended post-reset delay to accommodate µP initialization. |
| Low-power battery-backup mode | 1μA max supply current when VCC = 0V and VBATT = 2.8V - extends coin-cell life to >10 years at 1µA average draw. |
| Independent power-fail detection | Dedicated 1.3V PFI comparator with separate PFO output allows early NMI generation before LLIN triggers reset. |
Applications
| Industrial Controller Power Monitoring | Embedded Data Logger with RAM Backup |
|---|---|
|
Use Scenario: PLC or RTU maintaining real-time clock and configuration data during AC mains interruption. IC Role / Device Role / Timing Role: MAX696CWE+T monitors 5V rail, switches VOUT to 3V coin cell upon brownout, asserts RESET to halt CPU, and pulses PFO to trigger NMI-driven data save. Use Value: Guarantees 100% data integrity during 100ms–5s outages using only internal switchover and ≤1μA backup current. |
Use Scenario: Remote environmental sensor node logging temperature/humidity to SRAM between transmissions. IC Role / Device Role / Timing Role: MAX696CWE+T supplies VOUT to SRAM during battery-only operation, holds RESET low until stable VCC returns, and uses WDI to detect firmware lockup. Use Value: Eliminates external backup regulators and discrete reset ICs, reducing BOM count by 3–4 components. |
| Medical Device Power Sequencing | Point-of-Sale Terminal with Secure Memory |
|
Use Scenario: Infusion pump ensuring safe shutdown and state preservation when wall adapter fails. IC Role / Device Role / Timing Role: MAX696CWE+T detects VCC sag via LLIN, initiates controlled shutdown via PFO NMI, maintains SRAM power via VOUT, and prevents unsafe restart via 50ms RESET hold. Use Value: Meets IEC 62304 Class C requirements for deterministic power-fail response and zero data loss. |
Use Scenario: Payment terminal storing encryption keys and transaction logs in battery-backed CMOS RAM. IC Role / Device Role / Timing Role: MAX696CWE+T gates VOUT to RAM during main power loss, forces CE OUT high if LLIN drops (preventing writes), and asserts RESET to freeze CPU state. Use Value: Prevents corruption of cryptographic keys during brownout by combining hardware write-protection and switchover. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX697CWE+T | Lacks VBATT/VOUT/BATT ON pins; adds CE IN/CE OUT for RAM write protection; 160–300µA supply current vs. MAX696's 1.5–7mA (VCC mode). | Suitable where battery backup is unnecessary but CMOS RAM write gating is critical; not usable in systems requiring seamless VCC-to-battery switchover. | Select MAX697CWE+T only when write-protection priority outweighs backup power needs and VOUT delivery is absent from design. |
| TPS3823DBVR | Single-supply reset IC (no battery switchover, no watchdog, no PFI); fixed 2.63V reset threshold; 12µA quiescent current. | Applicable only for basic power-on reset in non-critical systems; cannot replace MAX696CWE+T in battery-backed or watchdog-monitored designs. | Choose TPS3823DBVR only for cost-sensitive, single-rail applications lacking watchdog, PFI, or backup requirements. |
Compared with MAX697CWE+T and TPS3823DBVR, the MAX696CWE+T uniquely combines battery switchover, dual reset outputs, and watchdog functionality in one 16-pin SOIC - making it irreplaceable in applications demanding guaranteed RAM retention and autonomous fault recovery without layout changes or additional ICs.
Availability
MAX696CWE+T is available at Aetrix Electronics and suitable for industrial controllers, embedded data loggers, medical devices, and point-of-sale terminals requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX696CWE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The MAX696 product line delivers integrated supervisory functions-including reset, watchdog, power-fail detection, and battery switchover-for microprocessor systems where reliability, low power, and minimal external components are essential.
FAQ
What is the maximum battery voltage supported by MAX696CWE+T?
The MAX696CWE+T supports VBATT voltages from 2.0V to 4.25V. Operation outside this range may cause improper switchover behavior or damage. The device requires VBATT to differ from VCC by at least 0.5V to avoid unstable switching; for example, with VCC = 5.0V, VBATT should be ≤4.5V or ≥5.5V - though the upper limit is capped at 4.25V per absolute maximum ratings.
How does the MAX696CWE+T handle reset timing during power-up?
The MAX696CWE+T generates a minimum 35ms (typ 50ms) active-low RESET pulse after VCC rises above the 1.25V threshold, ensuring microprocessor clock stability before release. This timing is factory-trimmed and can be extended using an external capacitor on OSC IN or shortened via OSC SEL configuration - but the default 50ms meets most µP oscillator startup requirements.
Can the MAX696CWE+T monitor two different supply rails simultaneously?
Yes - the MAX696CWE+T monitors VCC via LLIN for primary reset generation, while its dedicated PFI input (with 1.3V threshold) can independently monitor a second rail such as an unregulated DC input or backup battery voltage. PFO then provides early warning before VCC collapse, enabling preemptive data save without affecting the main reset sequence.
What is the function of the BATT ON pin on the MAX696CWE+T?
The BATT ON pin is an open-drain output that goes high when VOUT is switched to VBATT (i.e., during battery-backup mode). It sinks up to 7mA and is designed to drive the base of an external PNP transistor, allowing VOUT current to exceed the internal 50mA limit - essential for powering larger SRAM arrays or real-time clocks requiring >50mA during backup.
Does the MAX696CWE+T require external components for basic operation?
Yes - minimal external components are required: a resistor divider on LLIN to set VCC reset threshold, a 0.1µF bypass capacitor on VOUT for stability, and pull-up resistors on RESET/RESET if driving high-capacitance buses. No external timing components are needed for default 50ms reset and 1.6s watchdog operation, as the internal oscillator suffices.
MAX696CWE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX696CWE+T FAQ
1.How can I place an order for MAX696CWE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX696CWE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX696CWE+T reliable?
The price and inventory of MAX696CWE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX696CWE+T is usually 5 days.
3.What payment methods are accepted for MAX696CWE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX696CWE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX696CWE+T?
MAX696CWE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX696CWE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX696CWE+T?
For technical support, including MAX696CWE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX696CWE+T requirements.
6.How does Aetrix verify that MAX696CWE+T is sourced from the original manufacturer or authorized distributors?
All MAX696CWE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX696CWE+T meets industry standards.
7.What is the process for return or replacement of MAX696CWE+T?
All MAX696CWE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX696CWE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX696CWE+T part is unused and in its original packaging.
Return procedure for MAX696CWE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX696CWE+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

