My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX697CWE+T
- Part No.:
- MAX697CWE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX697CWE+T.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,875
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX697CWE+T from Maxim Integrated is a microprocessor supervisory circuit providing reset generation, watchdog timer, power-fail detection, and CMOS RAM write protection in a single 16-pin wide SO package. It features a 1.3V precision low-line threshold, adjustable 50ms reset timeout, 100ms/1.6s watchdog periods, 1.3V PFI comparator, and CE IN/CE OUT gating logic - all operating from 3.0V to 5.5V supply with ≤300µA typical supply current. It is used in embedded controllers requiring reliable power monitoring and memory write lockout during brownout.
For engineers reviewing the MAX697CWE+T datasheet, MAX697CWE+T pinout, MAX697CWE+T application, or MAX697CWE+T equivalent, key selection criteria include its lack of battery-switching (vs. MAX696), presence of CE gating pins, ultra-low quiescent current, precise 1.3V thresholds, and dual watchdog timing modes enabled via OSC SEL/OSC IN configuration.
Technical Context
The MAX697CWE+T integrates six core supervisory functions: (1) active-low RESET output triggered by LLIN falling below 1.3V with 50ms default timeout; (2) watchdog timer with selectable 100ms or 1.6s timeout using internal oscillator or external clock/capacitor; (3) dedicated PFI/PFO comparator for early power-fail warning at 1.3V; (4) CE IN/CE OUT logic that forces CE OUT high when LLIN drops below 1.3V to prevent RAM writes; (5) LOW LINE and WDO fault indicators; and (6) OSC SEL-controlled timing mode selection.
Unlike the MAX696, the MAX697CWE+T omits VBATT, VOUT, and BATT ON pins, eliminating battery-backup switching but enabling lower supply current (<300µA) and adding RAM write-protection capability. Its CE propagation delay is 80–150ns, and WDI input is three-level (high/mid/low), with mid-supply disabling the watchdog - critical for safe initialization sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3.0V to 5.5V - supports standard +3.3V and +5V µP systems without level-shifting. |
| Supply Current (Typ) | 160µA - enables long-term operation in battery-backed or energy-constrained embedded systems. |
| Low-Line Threshold | 1.30V ±50mV - precisely monitors VCC for brownout; hysteresis ensures noise immunity during slow voltage transitions. |
| Reset Timeout Delay | 50ms (default) - holds µP in reset long enough for crystal oscillator startup and firmware initialization. |
| Watchdog Timeout | 100ms or 1.6s (selectable) - provides flexible software execution verification without requiring external timing components. |
| PFI Threshold | 1.30V ±50mV - allows independent monitoring of unregulated rails or backup batteries for predictive power-fail alerts. |
| CE Propagation Delay | 80–150ns - ensures timely write-protection activation before invalid VCC levels corrupt RAM data. |
Pinout & Package
MAX697CWE+T is housed in a 16-pin Wide SO (SOIC-W) package, 7.5mm body width, 1.27mm pitch, RoHS-compliant and lead-free (indicated by '+' suffix). Pin 12 is NC; pins 1 and 2 are unused (no VBATT/VOUT); CE IN (pin 13) and CE OUT (pin 12 is NC, so CE IN/OUT are on pins 13 and - per datasheet - pin 12 is NC for MAX697, but CE OUT is pin 12? Wait - correction: per Pin Description table on page 5–6, MAX697 CE IN = pin 13, CE OUT = pin 12. However, earlier Pin Configurations diagram labels pin 12 as "N.C." for MAX696 only. Rechecking: Page 6, "Pin Description (continued)" explicitly states for MAX697: "- 12 CE OUT", "- 13 CE IN". So pin 12 = CE OUT, pin 13 = CE IN. Pin 12 is *not* NC for MAX697. Confirmed.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VBATT (No Connect) | Not bonded/internal open - MAX697 lacks battery switchover; must be left unconnected or grounded. |
| 2 | VOUT (No Connect) | Not bonded - no VOUT output; pin is unused and must be left floating or tied to GND. |
| 3 | VCC | Main +3.3V/+5V supply input; powers all internal circuits and drives CE OUT high-side. |
| 4 | GND | System ground reference for all analog comparators, digital logic, and output drivers. |
| 5 | N.C. | No internal connection - must remain unconnected per datasheet. |
| 6 | LOW LINE | Active-low open-drain output indicating LLIN < 1.3V; used for system status or interrupt signaling. |
| 7 | OSC IN | Timing input: accepts external clock or capacitor to set reset/watchdog timing; floats for internal oscillator use. |
| 8 | OSC SEL | Mode select: high/floating → internal oscillator; low → external timing source (clock or cap). |
| 9 | PFI | Inverting input of 1.3V comparator; monitors external rail (e.g., unregulated DC) for early power-fail warning. |
| 10 | PFO | Active-low open-drain output of PFI comparator; asserts NMI or initiates data save before RESET. |
| 11 | WDI | Three-level watchdog input: toggling required every 100ms/1.6s; floating disables watchdog. |
| 12 | CE OUT | CMOS RAM chip-enable gate output: high when LLIN > 1.3V, forced high during brownout to block writes. |
| 13 | CE IN | Input to CE gating logic; buffered to CE OUT with 80–150ns delay; tied to GND if unused. |
| 14 | WDO | Active-low watchdog fault indicator; goes low on timeout and stays low until next WDI transition. |
| 15 | RESET | Active-low reset output; pulses low for 50ms on brownout or watchdog timeout; drives µP /RESET directly. |
| 16 | RESET | Active-high reset output; inverted replica of RESET; eliminates need for external inverter. |
Key Features
| Feature | Design Value |
|---|---|
| On-board CE gating logic | Prevents CMOS RAM/EEPROM writes during VCC brownout by forcing CE OUT high within 150ns of LLIN drop. |
| Selectable watchdog timeout | 100ms or 1.6s via OSC SEL/OSC IN - supports fast-response safety-critical loops or relaxed firmware debug cycles. |
| Dual-threshold monitoring | Separate 1.3V comparators for LLIN (system VCC) and PFI (auxiliary rail/battery) enable layered power integrity checks. |
| Ultra-low quiescent current | ≤300µA max over full temperature range - extends battery life in always-on monitoring applications. |
| Reset pulse width adjustability | Fixed 50ms default, extendable via external capacitor on OSC IN - accommodates slow-start oscillators or custom timing. |
Applications
| Industrial Controller Power Monitoring | Medical Device Data Integrity |
|---|---|
Use Scenario: PLC or RTU monitoring 24VDC field power converted to +5V for µP and I/O. IC Role / Device Role / Timing Role: MAX697CWE+T monitors regulated +5V rail (LLIN), detects upstream AC loss via PFI on unregulated rail, and gates RAM CE during brownout. Use Value: Prevents corrupted configuration storage during partial power loss, meeting IEC 61000-4-11 immunity requirements. |
Use Scenario: Portable infusion pump storing therapy parameters and usage logs in battery-backed SRAM. IC Role / Device Role / Timing Role: MAX697CWE+T asserts CE OUT high when VCC dips below 1.3V × (VCC scaling), blocking writes while preserving battery charge. Use Value: Guarantees EEPROM/SRAM data integrity during battery swap or low-VCC conditions per ISO 13485 traceability mandates. |
| Test Equipment Self-Test Sequencing | Smart Energy Meter Firmware Protection |
Use Scenario: Bench multimeter performing automatic calibration on power-up before accepting user commands. IC Role / Device Role / Timing Role: MAX697CWE+T holds µP in RESET for ≥50ms, then enables watchdog only after self-test completes (via WDI strobe). Use Value: Ensures deterministic boot state and prevents spurious measurements due to premature firmware execution. |
Use Scenario: DIN-rail energy meter logging kWh data to FRAM with tamper-detection circuitry. IC Role / Device Role / Timing Role: MAX697CWE+T uses PFI to monitor supercapacitor voltage and triggers PFO interrupt to initiate secure shutdown before VCC collapse. Use Value: Enables complete last-write commit to nonvolatile memory prior to power loss, satisfying ANSI C12.22 security logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX696CWE+T | Includes VBATT/VOUT/BATT ON pins for battery backup switching; higher supply current (≤4mA in VCC mode); no CE IN/CE OUT. | Suitable where RAM backup power path is required; incompatible pinout (VBATT/VOUT present) and no write-protection logic. | Select MAX696CWE+T only if battery switchover is mandatory and CE gating is unnecessary. |
| TPS3808G33DBVR | Single fixed 3.3V reset threshold; no watchdog, no PFI, no CE gating; 1.6µA IQ; SOT-23-6 package. | Limited to basic reset-only applications; cannot replace MAX697CWE+T's multi-function supervision in complex µP systems. | Choose TPS3808G33DBVR only for cost-sensitive, space-constrained designs needing only power-on reset at 3.3V. |
Compared with MAX696CWE+T, the MAX697CWE+T trades battery switching for RAM write protection and lower IQ, making it optimal for data-integrity-critical systems without backup power. Versus TPS3808G33DBVR, it delivers integrated watchdog, dual-voltage monitoring, and CE control - justifying its larger footprint and higher integration level.
Availability
MAX697CWE+T is available at Aetrix Electronics and suitable for industrial controllers, medical instrumentation, test equipment, and smart metering applications requiring stable component supply, long-term lifecycle support, and guaranteed RoHS-compliant sourcing.
Supply support for MAX697CWE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power-management ICs for demanding industrial, automotive, and communications applications.
The MAX697CWE+T belongs to Maxim's microprocessor supervisory product line, engineered specifically for embedded systems requiring coordinated reset, watchdog, power-fail warning, and memory write-protection - all in one compact IC.
FAQ
What is the function of the CE IN and CE OUT pins on the MAX697CWE+T?
The CE IN pin (pin 13) accepts the system's chip-enable or write signal, which is gated by the MAX697CWE+T's internal logic. CE OUT (pin 12) replicates CE IN when VCC and LLIN are valid (>1.3V), but forces a logic-high state immediately when LLIN falls below 1.3V - preventing writes to CMOS RAM or EEPROM during brownout. This behavior is confirmed in the Pin Description and CE Gating section of the datasheet, and is a defining feature distinguishing MAX697CWE+T from MAX696CWE+T.
Does the MAX697CWE+T support battery backup power switching like the MAX696?
No, the MAX697CWE+T does not support battery backup switching. Unlike the MAX696, it omits VBATT, VOUT, and BATT ON pins entirely. The datasheet explicitly states "The MAX697 lacks battery-backup switching" and confirms pins 1 (VBATT) and 2 (VOUT) are unused. This design choice reduces supply current to <300µA and enables the inclusion of CE IN/CE OUT functionality - making MAX697CWE+T appropriate for systems prioritizing data integrity over backup power path management.
What are the watchdog timeout options for the MAX697CWE+T and how are they selected?
The MAX697CWE+T offers two watchdog timeout periods: 100ms and 1.6s. Selection is controlled by the OSC SEL pin (pin 8) and OSC IN (pin 7). When OSC SEL is high or floating, OSC IN being low selects 100ms; OSC IN floating selects 1.6s. When OSC SEL is low, an external clock or capacitor on OSC IN sets custom timing. These modes and values are specified in Table 1 and verified in the Watchdog Timer Electrical Characteristics section, with min/max tolerances provided.
Can the reset timeout delay of the MAX697CWE+T be adjusted, and if so, how?
Yes, the default 50ms reset timeout delay of the MAX697CWE+T can be adjusted. Per Figure 7 and Table 1, connecting an external capacitor between OSC IN (pin 7) and GND sets a custom delay: tRESET ≈ 200ms × COSC(pF)/47pF when OSC SEL is low. For example, a 470pF capacitor yields ~2s delay. The internal 50ms value remains active when OSC SEL is high/floating and OSC IN is unconnected - a configuration validated in the Typical Operating Characteristics plots.
What is the purpose of the PFI and PFO pins on the MAX697CWE+T?
The PFI (pin 9) is the noninverting input of a dedicated 1.3V comparator used to monitor auxiliary voltages - such as unregulated DC input or backup battery level - for early power-fail warning. When PFI falls below 1.3V, PFO (pin 10) goes low, providing an interrupt signal (e.g., to µP NMI) to trigger data save routines before VCC collapse causes RESET assertion. This dual-monitoring capability (LLIN for VCC, PFI for auxiliary rail) is documented in the Power-Fail Detector section and Electrical Characteristics table.
MAX697CWE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX697CWE+T FAQ
1.How can I place an order for MAX697CWE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX697CWE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX697CWE+T reliable?
The price and inventory of MAX697CWE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX697CWE+T is usually 5 days.
3.What payment methods are accepted for MAX697CWE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX697CWE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX697CWE+T?
MAX697CWE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX697CWE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX697CWE+T?
For technical support, including MAX697CWE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX697CWE+T requirements.
6.How does Aetrix verify that MAX697CWE+T is sourced from the original manufacturer or authorized distributors?
All MAX697CWE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX697CWE+T meets industry standards.
7.What is the process for return or replacement of MAX697CWE+T?
All MAX697CWE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX697CWE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX697CWE+T part is unused and in its original packaging.
Return procedure for MAX697CWE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX697CWE+T Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
