Analog Devices Inc./Maxim Integrated MAX697EWE+
- Part No.:
- MAX697EWE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX697EWE+.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,746
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX697EWE+ from Maxim Integrated is a microprocessor supervisory circuit designed for power-supply monitoring and CMOS RAM write protection in industrial and embedded systems. It provides adjustable low-line reset (1.25V–1.35V), watchdog timeout (100ms/1.6s), 1.3V power-fail detection, CE IN/CE OUT gating logic, and consumes ≤300µA supply current over –40°C to +85°C.
For engineers reviewing the MAX697EWE+ datasheet, MAX697EWE+ pinout, MAX697EWE+ application, or MAX697EWE+ equivalent, key selection considerations include its lack of battery-backup switching (vs. MAX696), dedicated chip-enable control for nonvolatile memory, low-quiescent-current operation, and wide-temperature SO package compatibility with legacy μP reset architectures.
Technical Context
The MAX697EWE+ integrates six core supervisory functions: precision 1.3V low-line detection with hysteresis, dual-mode watchdog timer (internal oscillator or external clock/capacitor), independent PFI comparator for early power-fail warning, active-high and active-low RESET outputs with 50ms default timeout, and bidirectional CE gating logic that forces CE OUT high during brownout or VCC failure. Its architecture isolates memory write control from supply rail instability without requiring external logic.
All timing functions derive from a 10.24kHz internal oscillator (when OSC SEL is high/floating) or user-configurable external timing (capacitor on OSC IN or clock signal). The CE IN/CE OUT path features 50ns propagation delay and automatic override when LLIN falls below 1.3V - ensuring data integrity during voltage transients without software intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage Range | 3.0V to 5.5V VCC - supports standard 3.3V and 5V μP rails without level-shifting. |
| Supply Current (max) | 300µA at full temperature range - enables long-life battery-backed operation in always-on instrumentation. |
| Low-Line Threshold | 1.25V to 1.35V - precise detection of VCC brownout with 12mV hysteresis prevents chatter during slow droop. |
| Watchdog Timeout | 100ms or 1.6s (selectable) - accommodates both fast-boot and safety-critical firmware recovery requirements. |
| CE Propagation Delay | 80ns to 150ns - ensures synchronous write-protection activation aligned with μP bus timing. |
| Power-Fail Input Threshold | 1.2V to 1.4V at PFI - allows configurable early-warning margin before LLIN trip via external resistor divider. |
| Reset Timeout Delay | 35ms to 70ms (adjustable) - meets μP oscillator startup requirements while supporting custom timing via OSC IN capacitor. |
Pinout & Package
MAX697EWE+ is housed in a 16-pin Wide SO (SOIC-W) package, 7.5mm body width, 1.27mm pitch, RoHS-compliant lead-free construction (indicated by '+' suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VBATT | Not connected internally - MAX697 lacks battery switchover; tie to GND if unused. |
| 2 | VOUT | No internal connection - MAX697 omits VOUT; leave unconnected or tie to GND per layout guidance. |
| 3 | VCC | Main supply input - powers all supervisory circuits and drives CE OUT output stage. |
| 4 | GND | Ground reference - common return for all analog and digital sections; requires low-impedance PCB plane. |
| 5 | N.C. | No connection - pin 5 is unassigned; must remain floating or grounded per PCB design rules. |
| 6 | LOW LINE | Open-drain active-low output - asserts when LLIN < 1.3V; used for system fault indication or secondary reset control. |
| 7 | OSC IN | Timing input - accepts external capacitor (for adjustable timeout) or clock signal (for precise watchdog period). |
| 8 | OSC SEL | Mode select - high/floating enables internal oscillator; low enables external timing source. |
| 9 | PFI | Noninverting input to 1.3V comparator - monitors auxiliary supply or battery voltage for predictive power-fail warning. |
| 10 | PFO | Active-low power-fail output - drives NMI or interrupt line when PFI < 1.3V; comparator disabled if VCC < VBATT. |
| 11 | WDI | Three-level watchdog input - toggling resets timer; floating or mid-supply disables watchdog; thresholds at 0.8V/3.8V. |
| 12 | CE OUT | CMOS RAM/EPROM chip-enable gate - buffered replica of CE IN unless LLIN < 1.3V, then forced high to block writes. |
| 13 | CE IN | Input to CE gating logic - connects to μP CE/WR line; internally pulled up (3µA); disable by tying to GND. |
| 14 | WDO | Watchdog fault indicator - goes low on timeout; remains low until WDI transition occurs while RESET is high. |
| 15 | RESET | Active-low reset output - 50ms pulse on LLIN drop or watchdog timeout; open-drain capable of driving μP RESET pin directly. |
| 16 | RESET | Active-high reset output - inverted complement of RESET; eliminates need for external inverter in active-high reset systems. |
Key Features
| Feature | Design Value |
|---|---|
| On-board CE gating logic | Prevents RAM/EEPROM writes during brownout by forcing CE OUT high within 150ns of LLIN violation - no firmware dependency. |
| Configurable watchdog timing | Supports 100ms (fast-recovery) or 1.6s (safety-margin) timeout via OSC SEL/OSC IN - avoids fixed-timing constraints of discrete solutions. |
| Dual-reset outputs | Simultaneous active-low (RESET) and active-high (RESET) outputs eliminate external inverters and reduce BOM count in mixed-logic systems. |
| Early power-fail warning | PFI/PFO pair enables interrupt-driven data save routines 5–20ms before main reset triggers - preserves volatile state across power loss. |
| Ultra-low quiescent current | ≤300µA max over –40°C to +85°C - extends battery life in always-on controllers and portable instrumentation. |
Applications
| Industrial PLC Controller | Medical Diagnostic Instrument |
|---|---|
Use Scenario: Continuous operation in factory-floor PLCs where power interruptions cause process faults and data corruption. IC Role / Device Role / Timing Role: Supervisory IC providing brownout reset, watchdog supervision, and CE-controlled RAM write blocking during transient dips. Use Value: Prevents spurious writes to configuration EEPROM during 10–100ms AC line sags, maintaining deterministic state recovery after power restoration. |
Use Scenario: Portable ultrasound or patient monitor requiring guaranteed data retention and safe shutdown on battery depletion. IC Role / Device Role / Timing Role: Power-fail detector (PFI/PFO) triggers emergency save routine; CE gating halts memory writes as VCC crosses 3.3V threshold. Use Value: Enables 15ms window between PFO assertion and RESET activation - sufficient time to store last vital-sign snapshot to nonvolatile memory. |
| Smart Energy Meter | Ruggedized Data Logger |
Use Scenario: ANSI C12.20-compliant meter operating in unregulated outdoor environments with wide temperature and voltage swings. IC Role / Device Role / Timing Role: Dual-voltage monitoring (LLIN for VCC, PFI for backup supercap) with independent fault outputs for tamper and power-loss reporting. Use Value: Distinct LOW LINE and PFO signals allow separate firmware handling of grid brownout vs. local energy storage depletion - critical for revenue-grade logging. |
Use Scenario: Environmental sensor node deployed in remote locations, powered by solar-charged Li-ion with infrequent maintenance. IC Role / Device Role / Timing Role: Low-current supervisor enabling >5-year battery life; CE OUT blocks flash writes during low-VCC events to prevent sector corruption. Use Value: 300µA max supply current reduces self-discharge impact; CE gating eliminates need for software-based write-lock polling - improving reliability in headless operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX696EWE+ | Includes VBATT/VOUT/BATT ON pins and battery-backup switching; higher supply current (≤4mA in VCC mode). | Required when CMOS RAM must be powered from backup source during main supply loss. | Select MAX696EWE+ only if battery switchover is needed; MAX697EWE+ saves board space and power when write protection alone suffices. |
| TPS3808G33DBVR | Single fixed 3.3V reset threshold; no CE gating, no PFI input, no watchdog timer; 1.6µA quiescent current. | Suitable for basic reset-only applications without memory protection or predictive power monitoring. | Choose TPS3808G33DBVR for cost-sensitive, low-complexity designs where advanced supervision features are unnecessary. |
Compared with MAX696EWE+, MAX697EWE+ trades battery-switching capability for lower power and integrated CE control - making it optimal for write-protected memory systems without backup power. Versus TPS3808G33DBVR, it delivers comprehensive supervision (watchdog, dual reset, PFI, CE gating) at higher current cost but significantly greater functional coverage.
Availability
MAX697EWE+ is available at Aetrix Electronics and suitable for industrial PLC controllers, medical diagnostic instruments, smart energy meters, and ruggedized data loggers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for MAX697EWE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power-management ICs for industrial, automotive, and communications markets.
The MAX697EWE+ belongs to Maxim's microprocessor supervisory product line, engineered to replace discrete reset generators and watchdog circuits in μP-based systems demanding reliable power monitoring and memory protection under harsh environmental conditions.
FAQ
What is the primary functional distinction between MAX697EWE+ and MAX696EWE+?
The MAX697EWE+ omits battery-backup switching circuitry (no VBATT, VOUT, or BATT ON pins) and instead adds CE IN/CE OUT pins for hardware-enforced RAM/EEPROM write protection. This reduces supply current to ≤300µA versus up to 4mA for MAX696EWE+ in VCC mode, making MAX697EWE+ ideal for write-protected memory systems without backup power requirements.
How does the CE gating function operate in MAX697EWE+ during a brownout event?
In MAX697EWE+, CE OUT is a buffered replica of CE IN when LLIN > 1.3V. If LLIN drops below 1.3V, CE OUT is forced high within 150ns - regardless of CE IN state - blocking writes to attached CMOS RAM or EPROM. This hardware-level override ensures data integrity without firmware involvement, and remains active until LLIN recovers above 1.312V.
Can MAX697EWE+ generate a reset pulse shorter than 50ms?
Yes. While the default reset timeout is 50ms, MAX697EWE+ supports adjustable timing via the OSC IN pin: connecting an external capacitor (e.g., 47pF) yields ~200ms, while using an external clock signal allows precise control down to 512 clock cycles (~50µs at 10MHz). Table 1 in the datasheet specifies exact configurations for reduced pulse widths.
What is the recommended approach to configure early power-fail warning using PFI/PFO on MAX697EWE+?
To configure early power-fail warning, connect PFI to a resistor divider tapping the unregulated DC input of the VCC regulator. Set the divider ratio so PFI falls below 1.3V 5–20ms before LLIN drops - providing time to execute interrupt-driven data save routines. PFO then asserts low to trigger the μP's NMI line, initiating controlled shutdown before RESET activates.
Does MAX697EWE+ require external pull-up resistors on its open-drain outputs?
No. MAX697EWE+'s RESET, LOW LINE, WDO, and PFO outputs include internal 3µA pull-ups, enabling direct connection to CMOS inputs without external components. However, for driving higher-capacitance buses or longer traces, a 10kΩ external pull-up is recommended to ensure clean signal edges and meet timing specifications.
MAX697EWE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX697EWE+ FAQ
1.How can I place an order for MAX697EWE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX697EWE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX697EWE+ reliable?
The price and inventory of MAX697EWE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX697EWE+ is usually 5 days.
3.What payment methods are accepted for MAX697EWE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX697EWE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX697EWE+?
MAX697EWE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX697EWE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX697EWE+?
For technical support, including MAX697EWE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX697EWE+ requirements.
6.How does Aetrix verify that MAX697EWE+ is sourced from the original manufacturer or authorized distributors?
All MAX697EWE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX697EWE+ meets industry standards.
7.What is the process for return or replacement of MAX697EWE+?
All MAX697EWE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX697EWE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX697EWE+ part is unused and in its original packaging.
Return procedure for MAX697EWE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX697EWE+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

