Analog Devices Inc./Maxim Integrated MAX697EWE+T
- Part No.:
- MAX697EWE+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
MAX697EWE+T.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:538
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The MAX697EWE+T from Maxim Integrated is a microprocessor supervisory circuit designed for power-supply monitoring and CMOS RAM write protection in industrial and embedded systems. It provides adjustable low-line reset (1.25V–1.35V), watchdog timeout (100ms/1.6s), 50ms reset pulse width, 1.3V power-fail detection, and CE IN/CE OUT gating logic - all while consuming ≤300µA supply current at full temperature range.
For engineers reviewing the MAX697EWE+T datasheet, MAX697EWE+T pinout, MAX697EWE+T application, or MAX697EWE+T equivalent, this device serves as a low-power, precision voltage-monitoring and memory-protection solution for systems requiring reliable power-fail warning, watchdog supervision, and chip-enable control without battery backup switching.
Technical Context
The MAX697EWE+T integrates six core functions: a precision 1.3V comparator for LLIN monitoring, a dual-mode watchdog timer (internal oscillator or external clock/capacitor), a dedicated 1.3V PFI comparator with PFO output, CE IN/CE OUT gating logic for RAM write protection, RESET/RESET outputs with 50ms monostable timing, and OSC SEL-controlled timing configuration. Its architecture separates power-fail detection from low-line reset to enable staged system response.
All timing functions are derived from either an internal 10.24kHz oscillator (when OSC SEL is high/floating) or externally configured sources (capacitor on OSC IN or clock signal), with distinct timeout behavior immediately after reset versus steady-state operation. The CE gating path operates only when LLIN > 1.3V, ensuring write disable during brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 3.0V to 5.5V - supports standard +3.3V and +5V microprocessor rails without level-shifting. |
| Supply Current (max) | 300µA at full temperature range - enables use in always-on, low-power monitoring circuits. |
| Low-Line Threshold | 1.25V to 1.35V - precise hysteresis-enabled VCC monitoring for robust brownout detection. |
| Reset Timeout Delay | 35ms to 70ms (typ 50ms) - ensures microprocessor clock stabilization before release from reset. |
| Watchdog Timeout | 100ms or 1.6s (selectable) - configurable safety interval for software execution verification. |
| PFI Threshold | 1.2V to 1.4V - independent 1.3V reference allows early power-fail warning before reset triggers. |
| CE Propagation Delay | 80ns to 150ns - fast gating of RAM chip-enable signals during voltage transients. |
Pinout & Package
MAX697EWE+T is housed in a 16-pin Wide SO (SOIC-W) package, RoHS-compliant and lead-free, rated for -40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VBATT | Not connected internally - MAX697 lacks battery switchover; must be grounded if unused. |
| 2 | VOUT | Not connected internally - MAX697 omits VOUT; pin is NC and must remain open. |
| 3 | VCC | Main supply input - powers all internal comparators, timers, and logic; requires local 0.1µF bypass. |
| 4 | GND | Ground reference - shared return for all analog and digital sections; critical for noise immunity. |
| 5 | BATT ON | No connection - MAX697 does not implement battery-control logic; pin is NC. |
| 6 | LOW LINE | Active-low comparator output - asserts when LLIN < 1.3V; drives external status indicators or logic. |
| 7 | OSC IN | Timing configuration input - accepts external capacitor or clock signal to set watchdog/reset timing. |
| 8 | OSC SEL | Oscillator mode selector - high/floating enables internal oscillator; low enables external timing source. |
| 9 | PFI | Power-fail comparator input - monitors external voltage divider; triggers PFO when < 1.3V. |
| 10 | PFO | Active-low power-fail output - signals impending VCC collapse to microprocessor NMI or interrupt line. |
| 11 | WDI | Three-level watchdog input - toggling required every 100ms or 1.6s; floating disables watchdog. |
| 12 | N.C. | No connection - pin 12 is unassigned and must remain unconnected. |
| 13 | LLIN | Low-line monitor input - connects to resistor divider from VCC; sets primary reset threshold. |
| 14 | WDO | Active-low watchdog fault output - indicates unserviced WDI condition; resets on next WDI transition. |
| 15 | RESET | Active-low reset output - holds µP in reset for ≥35ms after LLIN recovery; open-drain capable. |
| 16 | RESET | Active-high reset output - inverted complement of RESET; directly drives CMOS inputs. |
Key Features
| Feature | Design Value |
|---|---|
| On-board CE gating logic | CE OUT mirrors CE IN only when LLIN > 1.3V - prevents RAM writes during brownout without external logic. |
| Selectable watchdog timeout | 100ms or 1.6s via OSC SEL/OSC IN - balances responsiveness and tolerance for slow-boot firmware. |
| Dual-threshold voltage monitoring | Independent 1.3V references for LLIN and PFI - enables staged alerting: PFO warns before RESET asserts. |
| Adjustable reset timing | 50ms default, scalable via external capacitor on OSC IN - accommodates diverse µP oscillator startup times. |
| Ultra-low quiescent current | ≤300µA over -40°C to +85°C - minimizes impact on system standby power budget. |
Applications
| Industrial PLC Power Monitoring | Medical Device Battery-Backed Memory Protection |
|---|---|
|
Use Scenario: Programmable logic controllers require deterministic reset behavior during AC line sags and generator transitions. IC Role / Device Role / Timing Role: MAX697EWE+T monitors VCC via LLIN, asserts RESET for ≥35ms after recovery, and issues PFO warning 5–10ms before brownout threshold breach. Use Value: Prevents spurious I/O state changes and firmware corruption by enforcing clean reset sequencing and early power-degradation notification. |
Use Scenario: Portable diagnostic equipment retains calibration data in CMOS RAM during main power interruptions. IC Role / Device Role / Timing Role: MAX697EWE+T gates CE IN to CE OUT only when VCC is valid (>1.3V), blocking writes during low-voltage conditions. Use Value: Ensures data integrity without battery switchover circuitry - ideal where backup power is handled separately or omitted. |
| Telecom Remote Terminal Supervision | Automotive Infotainment System Reset Control |
|
Use Scenario: Cellular base station remote units operate unattended in harsh environments with unstable DC supplies. IC Role / Device Role / Timing Role: MAX697EWE+T uses WDI to verify host processor liveness; triggers RESET if firmware hangs for >1.6s. Use Value: Enables autonomous recovery from software lockups without field service intervention or manual reset. |
Use Scenario: In-vehicle infotainment head units must survive load-dump and cold-crank transients without data loss. IC Role / Device Role / Timing Role: MAX697EWE+T monitors VCC via LLIN and generates synchronized RESET/RESET pulses with 50ms hold time. Use Value: Guarantees microprocessor initialization completes only after stable power is confirmed - avoids boot failures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX696EWE+T | Includes VBATT/VOUT/BATT ON pins and battery switchover; higher supply current (≤4mA active, ≤1µA backup). | Required when system needs automatic backup-battery switching for RAM retention during main power loss. | Select MAX696EWE+T only if battery-backup switching is mandatory; MAX697EWE+T saves board space and power when CE gating suffices. |
| TPS3808G33DBVR | Single fixed 3.3V reset threshold; no watchdog, no PFI, no CE gating; 1.6µA quiescent current. | Suitable for basic reset-only applications with no need for power-fail warning, memory protection, or supervision logic. | Choose TPS3808G33DBVR for cost-sensitive, low-feature designs; MAX697EWE+T adds multi-function supervision at modest BOM cost. |
Compared with MAX696EWE+T, the MAX697EWE+T removes battery-switching circuitry to reduce supply current and add CE gating - making it optimal for write-protected RAM systems without backup power. Versus TPS3808G33DBVR, it delivers integrated watchdog, dual-threshold monitoring, and memory control - eliminating need for three discrete ICs.
Availability
MAX697EWE+T is available at Aetrix Electronics and suitable for industrial PLCs, medical data loggers, telecom remote terminals, and automotive infotainment systems requiring stable component supply across extended temperature ranges.
Supply support for MAX697EWE+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated, now part of Analog Devices, designs precision analog, mixed-signal, and power-management ICs for demanding industrial, automotive, and communications applications.
The MAX697EWE+T belongs to Maxim's microprocessor supervisory product line, engineered specifically to consolidate power monitoring, reset generation, watchdog supervision, and memory write protection into a single 16-pin IC for space-constrained embedded systems.
FAQ
What is the function of the CE IN and CE OUT pins on the MAX697EWE+T?
The CE IN pin accepts the system's chip-enable or write signal, and CE OUT delivers a gated version that is forced high whenever LLIN falls below 1.3V. This ensures CMOS RAM or EPROM write operations are blocked during brownout conditions. The MAX697EWE+T implements this logic with 80–150ns propagation delay and requires no external components - a key differentiator from discrete solutions.
Does the MAX697EWE+T support battery backup switching like the MAX696?
No, the MAX697EWE+T does not support battery backup switching. It omits the VBATT, VOUT, and BATT ON pins entirely - unlike the MAX696EWE+T. This design choice reduces supply current to ≤300µA and enables inclusion of CE IN/CE OUT logic. If battery switchover is required, MAX696EWE+T is the appropriate variant.
How is the watchdog timeout period selected on the MAX697EWE+T?
The MAX697EWE+T offers two watchdog timeout periods: 100ms and 1.6s. Selection is controlled by the OSC SEL pin and OSC IN pin state. When OSC SEL is high or floating and OSC IN is low, the 100ms period is active; when OSC IN is floating, the 1.6s period is used. After reset, the timeout defaults to 1.6s to allow safe firmware initialization.
What is the purpose of the PFI and PFO pins on the MAX697EWE+T?
The PFI (Power-Fail Input) pin connects to a resistor divider monitoring a regulated or unregulated supply rail. When the voltage at PFI drops below 1.3V, the PFO (Power-Fail Output) pin goes low - providing an early warning interrupt before the main LLIN-triggered RESET activates. This allows the microprocessor to save critical data before system reset occurs.
Can the reset timeout delay of the MAX697EWE+T be adjusted, and how?
Yes, the MAX697EWE+T reset timeout delay defaults to 50ms but can be adjusted using an external capacitor connected between OSC IN and GND. With OSC SEL high/floating, the delay scales inversely with capacitance: e.g., a 47pF capacitor yields ~50ms, while larger values extend the delay linearly. This allows tuning to match specific microprocessor oscillator startup requirements.
MAX697EWE+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX697EWE+T FAQ
1.How can I place an order for MAX697EWE+T through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX697EWE+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX697EWE+T reliable?
The price and inventory of MAX697EWE+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX697EWE+T is usually 5 days.
3.What payment methods are accepted for MAX697EWE+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX697EWE+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX697EWE+T?
MAX697EWE+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX697EWE+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX697EWE+T?
For technical support, including MAX697EWE+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX697EWE+T requirements.
6.How does Aetrix verify that MAX697EWE+T is sourced from the original manufacturer or authorized distributors?
All MAX697EWE+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX697EWE+T meets industry standards.
7.What is the process for return or replacement of MAX697EWE+T?
All MAX697EWE+T units undergo pre-shipment inspection (PSI). If there is an issue with MAX697EWE+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX697EWE+T part is unused and in its original packaging.
Return procedure for MAX697EWE+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX697EWE+T Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

