My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX793SEPE+
- Part No.:
- MAX793SEPE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- -
- Datasheet:
-
MAX793SEPE+.pdf
- Description:
- IC SUPERVISOR MPU 16-DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,899
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX793SEPE+ from Maxim Integrated is a 3.3V microprocessor supervisory circuit with fixed 2.85V–3.00V reset threshold, backup-battery switchover (VBATT > VCC supported), active-low open-drain RESET output, and integrated watchdog timer (1.6s timeout). It monitors critical power rails in battery-backed embedded controllers and provides chip-enable gating to protect CMOS RAM during undervoltage events.
For engineers reviewing the MAX793SEPE+ datasheet, MAX793SEPE+ pinout, MAX793SEPE+ application, or MAX793SEPE+ equivalent, key selection criteria include guaranteed reset assertion down to VCC = 1V, battery-freshness seal capability, low-line early-warning output (LOWLINE), and CE IN-to-CE OUT propagation delay ≤7ns - all verified for industrial temperature range (–40°C to +85°C) in 16-pin narrow SO package.
Technical Context
The MAX793SEPE+ implements a precision voltage comparator with 10mV typical hysteresis on its internal reset threshold (2.85V–3.00V), ensuring stable reset assertion/deassertion during VCC transitions. Its battery switchover logic uses a dedicated VCC-to-VBATT comparator with 15mV typical hysteresis and supports VBATT up to 6.0V - enabling use of 3.6V lithium cells in 3.3V systems.
It integrates an independent watchdog timer with 1.6s timeout, cleared only by WDI transitions (not level); WDO asserts low on timeout and returns high on next WDI edge. The CE gating path employs a series transmission gate with <7ns propagation delay and 46Ω on-resistance, disabled during reset to isolate CMOS RAM.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.85V to 3.00V (VCC falling); guarantees reset before 3.3V supply drops below system brownout margin |
| Reset Timeout Period | 200ms minimum; ensures µP completes full initialization before release from reset |
| Watchdog Timeout | 1.6s ±25%; detects µP lockup without requiring external timing components |
| Battery Switch Threshold | VSW = 2.41V (typical, VCC falling); enables seamless switchover to backup battery before reset triggers |
| CE IN-to-CE OUT Delay | ≤7ns (max); preserves timing integrity for high-speed memory access during normal operation |
| Supply Current (VCC) | 46µA (typ, 3.3V); ultra-low quiescent current extends battery life in always-on monitoring |
| Operating Temp Range | –40°C to +85°C; qualified for industrial embedded and portable equipment environments |
Pinout & Package
MAX793SEPE+ is housed in a 16-pin narrow SO (SOIC-16) package with 1.27mm pitch, JEDEC MS-012AC compliant, RoHS-compliant lead-free finish (+ suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (Pin 1) | CMOS RAM supply output | Switches between VCC and BATT via internal p-channel MOSFET; supports load currents up to 75mA |
| VCC (Pin 2) | Main supply input | Accepts 2.72V–5.5V; powers internal circuitry and pulls up RESET, LOWLINE, PFO outputs |
| GND (Pin 6) | Ground reference | Common return for all analog and digital functions; must be low-impedance connection |
| PFI (Pin 4) | Power-fail comparator input | Monitors external rail; when <1.212V, forces PFO low to signal impending failure or enable battery seal |
| PFO (Pin 7) | Power-fail comparator output | Open-drain active-low; used for NMI generation or battery freshness seal activation |
| RESET (Pin 15) | Active-low reset output | Open-drain; requires external pullup; asserts low for ≥200ms on VCC drop, MR low, or WDO fault |
| RESET (Pin 13) | Active-high reset output | Push-pull; sources/sinks current; inverse of RESET; drives µP reset directly without pullup |
| MR (Pin 8) | Manual reset input | Active-low with 70µA internal pullup; asserts reset for 200ms after rising edge; TTL/CMOS compatible |
| WDI (Pin 10) | Watchdog input | Edge-sensitive; clears 1.6s timer on any transition; detects pulses ≥100ns wide |
| WDO (Pin 9) | Watchdog output | Open-drain active-low; asserts on WDI timeout; can be diode-OR'd to MR for automatic fault reset |
| LOWLINE (Pin 14) | Early warning output | Active-low; asserts when VCC falls to VLR (2.925V typ); generates NMI before reset triggers |
| CE IN (Pin 11) | Chip-enable input | Controls gating path; high-impedance during reset to prevent spurious writes to RAM |
| CE OUT (Pin 12) | Chip-enable output | Passes CE signal only when reset inactive; 46Ω series resistance ensures clean switching |
| BATT (Pin 16) | Backup battery input | Accepts 2.3V–6.0V; disconnects from internal circuitry until battery freshness seal is enabled |
| BATT OK (Pin 3) | Battery status indicator | Active-high; high only when VBATT > 2.0V and VCC > VSW; disabled during switchover |
| BATT ON (Pin 5) | Battery switch driver | Active-high; drives external PMOS/PNP base/gate for >75mA backup loads |
Key Features
| Feature | Design Value |
|---|---|
| Precision reset monitor | Fixed 2.85V–3.00V trip point with 10mV hysteresis prevents chatter during slow VCC ramps |
| Backup-battery switchover | Supports VBATT > VCC (e.g., 3.6V Li-cell in 3.3V system); VSW = 2.41V ensures pre-reset backup activation |
| Chip-enable gating | 7ns max CE IN-to-CE OUT delay and 46Ω on-resistance preserve memory timing integrity |
| Battery freshness seal | Reduces BATT leakage to <1nA (typ) until first power cycle; extends shelf life of sealed systems |
| Low-line early warning | LOWLINE asserts 15mV before reset threshold (VLL = 2.925V), enabling NMI-based graceful shutdown |
| Guaranteed reset to 1V | RESET remains valid down to VCC = 1V (with VBATT > 1V), supporting deep brownout recovery |
Applications
| Battery-Powered Computers and Controllers | Embedded Controllers |
|---|---|
Use Scenario: Portable data logger with nonvolatile RAM retains configuration during main power loss. IC Role / Device Role / Timing Role: MAX793SEPE+ supplies backup power to RAM via OUT pin and asserts RESET to halt µP before VCC drops below 2.85V. Use Value: Prevents RAM corruption during battery switchover; 200ms reset pulse ensures µP enters safe state before power collapse. | Use Scenario: Industrial PLC module with watchdog supervision of real-time control loop. IC Role / Device Role / Timing Role: MAX793SEPE+ monitors VCC and watches WDI toggling; WDO faults trigger MR reset if µP hangs. Use Value: 1.6s watchdog timeout detects firmware lockups without software overhead; diode-OR'd WDO→MR enables autonomous recovery. |
| Intelligent Controllers | Critical µP Power Monitoring |
Use Scenario: Smart meter with tamper detection and secure boot sequence. IC Role / Device Role / Timing Role: MAX793SEPE+ uses LOWLINE to generate NMI at 2.925V, initiating secure shutdown before reset. Use Value: 15mV early-warning margin allows time-critical data save and cryptographic key sealing prior to power loss. | Use Scenario: Medical diagnostic device requiring fail-safe power sequencing and brownout immunity. IC Role / Device Role / Timing Role: MAX793SEPE+ guarantees RESET assertion down to VCC = 1V and monitors dual supply rails via PFI. Use Value: Ensures deterministic µP reset even during severe brownouts; PFI input enables custom rail monitoring beyond VCC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX793TEPE+ | Reset threshold 3.00V–3.15V; higher trip point suited for tighter 3.3V ±5% tolerance systems | Preferred where VCC must remain above 3.0V to sustain operation (e.g., high-speed interfaces) | Select MAX793TEPE+ when system brownout threshold is ≥3.0V; otherwise MAX793SEPE+ provides wider margin for 3.3V ±10% supplies |
| MAX795SEPE+ | 8-pin SO package; lacks LOWLINE, BATT OK, and watchdog; same reset threshold and battery switchover | Used in space-constrained designs where early warning and battery status are not required | Choose MAX795SEPE+ only if footprint reduction is critical and watchdog/NMI functionality is omitted from design |
Compared with MAX793TEPE+, MAX793SEPE+ offers lower reset threshold for greater brownout resilience in 3.3V ±10% systems; compared with MAX795SEPE+, it adds watchdog, LOWLINE, and BATT OK at the cost of larger 16-pin SO footprint and higher pin count.
Availability
MAX793SEPE+ is available at Aetrix Electronics and suitable for battery-powered computers and controllers, embedded controllers, and critical µP power monitoring requiring stable component supply across industrial temperature ranges and long-term production continuity.
Supply support for MAX793SEPE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, automotive, communications, and computing markets.
The MAX793SEPE+ belongs to the MAX793/MAX794/MAX795 family of 3.0V/3.3V microprocessor supervisory circuits, engineered specifically to provide reliable power monitoring, battery backup control, and system-level fault recovery in resource-constrained embedded systems.
FAQ
What is the reset threshold voltage range for MAX793SEPE+?
The MAX793SEPE+ has a fixed reset threshold range of 2.85V to 3.00V (VCC falling), optimized for 3.3V ±10% power supplies. This ensures reset is guaranteed before VCC drops below 2.85V while avoiding false triggers above 3.00V. The 'S' suffix in MAX793SEPE+ explicitly denotes this threshold variant, and it is factory-trimmed - no external resistor adjustment is possible or required for the reset function.
Does MAX793SEPE+ support backup batteries with voltage higher than VCC?
Yes, MAX793SEPE+ supports VBATT > VCC - up to 6.0V - enabling direct use of standard 3.6V lithium coin cells in 3.3V systems. Its internal VCC-to-VBATT comparator switches OUT from VCC to BATT when VCC falls below VSW (2.41V typical), and the 15mV hysteresis prevents oscillation during switchover. This capability is confirmed in Absolute Maximum Ratings and Electrical Characteristics tables for MAX793SEPE+.
How does the battery freshness seal work on MAX793SEPE+?
The battery freshness seal on MAX793SEPE+ disconnects the BATT pin from internal circuitry until first power-up, reducing leakage to <1nA (typ). To enable it: apply battery to BATT, ground PFO, bring VCC above VRST, wait for reset timeout (200ms), then cycle VCC low and high. Once enabled, the seal remains active until VCC exceeds VRST again. This feature is exclusive to MAX793/MAX794 variants and is documented in the Detailed Description section for MAX793SEPE+.
What is the purpose of the LOWLINE output on MAX793SEPE+?
The LOWLINE output on MAX793SEPE+ is an active-low early-warning signal that asserts when VCC falls to 2.925V (typ), 15mV before the 2.85V reset threshold. It is designed to generate a non-maskable interrupt (NMI) to the µP, allowing time-critical actions - such as saving volatile data or entering low-power mode - before RESET is asserted. LOWLINE is available only on MAX793/MAX794 and is electrically distinct from RESET.
Can MAX793SEPE+ be used without a backup battery?
Yes, MAX793SEPE+ operates fully without a backup battery. When BATT is unconnected or tied to VCC, the internal switchover circuit defaults to VCC-only operation. All core functions - reset generation, watchdog, LOWLINE, PFI monitoring, and CE gating - remain active. The OUT pin connects directly to VCC, and RESET assertion is guaranteed down to VCC = 1V (with no battery dependency), making MAX793SEPE+ suitable for both battery-backed and mains-powered applications.
MAX793SEPE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- -
- Number of Voltages Monitored:
- -
- Voltage - Threshold:
- -
- Output:
- -
- Reset:
- -
- Reset Timeout:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
MAX793SEPE+ FAQ
1.How can I place an order for MAX793SEPE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX793SEPE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX793SEPE+ reliable?
The price and inventory of MAX793SEPE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX793SEPE+ is usually 5 days.
3.What payment methods are accepted for MAX793SEPE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX793SEPE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX793SEPE+?
MAX793SEPE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX793SEPE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX793SEPE+?
For technical support, including MAX793SEPE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX793SEPE+ requirements.
6.How does Aetrix verify that MAX793SEPE+ is sourced from the original manufacturer or authorized distributors?
All MAX793SEPE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX793SEPE+ meets industry standards.
7.What is the process for return or replacement of MAX793SEPE+?
All MAX793SEPE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX793SEPE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX793SEPE+ part is unused and in its original packaging.
Return procedure for MAX793SEPE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX793SEPE+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
