Analog Devices Inc./Maxim Integrated MAX793TESE+
- Part No.:
- MAX793TESE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
MAX793TESE+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:838
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX793TESE+ from Maxim Integrated is a 3.3V microprocessor supervisory circuit with fixed reset threshold (3.00V–3.15V), backup-battery switchover, active-low reset output, and integrated watchdog timer (1.6s timeout). It monitors VCC in battery-backed embedded systems, asserts reset during brownout or manual trigger, and gates chip-enable signals to protect CMOS RAM during undervoltage events.
For engineers reviewing the MAX793TESE+ datasheet, MAX793TESE+ pinout, MAX793TESE+ application, or MAX793TESE+ equivalent, this page delivers verified specifications, validated pin functions, confirmed use cases in portable controllers and critical power monitoring, and two technically documented alternative parts for design flexibility.
Technical Context
The MAX793TESE+ implements a precision voltage comparator with 10mV typical hysteresis for reset assertion, guarantees reset assertion down to VCC = 1V, and uses an internal p-channel MOSFET to switch OUT between VCC and BATT-supporting VBATT > VCC (e.g., 3.6V Li battery with 3.3V system rail). Its watchdog circuit requires WDI toggling within 1.6s to prevent WDO assertion.
It features a dedicated LOWLINE output that triggers at VCC = VRST − 15mV (min) for early power-fail warning, and includes CE IN-to-CE OUT gating with ≤7ns propagation delay and 46Ω on-resistance in enable mode-ensuring reliable RAM write-cycle completion during power-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 3.00V to 3.15V (VCC falling); enables robust brownout detection for 3.3V ±5% supplies |
| Watchdog Timeout | 1.6s; ensures firmware liveness monitoring without external timing components |
| Battery Switch Threshold | VSW = 2.55V (min); allows seamless switchover to 3.6V battery before VCC drops below reset level |
| Reset Timeout Period | 200ms; holds µP in reset long enough for stable power recovery and clock stabilization |
| CE IN-to-CE OUT Delay | ≤7ns; preserves timing integrity for high-speed memory access during normal operation |
| Supply Current (VCC = 3.3V) | 46µA (typ); minimizes quiescent load on primary rail in always-on monitoring applications |
| BATT Leakage Current | 1µA (max); extends shelf life of backup battery in storage or low-power sleep modes |
Pinout & Package
MAX793TESE+ is housed in a 16-pin narrow SO package (SOIC-16, 3.9mm width), RoHS-compliant and lead-free (denoted by '+' suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (Pin 1) | Supply output for CMOS RAM | Switches between VCC and BATT via internal p-MOSFET; supports VBATT > VCC up to 6V |
| VCC (Pin 2) | Main supply input | Accepts 3.0V–5.5V; reset asserted when falling below 3.00V (min) |
| GND (Pin 6) | Ground reference | Common return for all analog and digital functions; decoupling required at pin |
| PFO (Pin 7) | Power-fail comparator output | Open-drain active-low signal; used for battery freshness seal enable and PFI monitoring |
| MR (Pin 8) | Manual reset input | Active-low with 70µA internal pullup; asserts reset for ≥200ms after release |
| WDI (Pin 10) | Watchdog input | Accepts pulses ≥100ns wide; resets 1.6s timer on any edge transition |
| CE IN (Pin 11) | Chip-enable input | Controls gating path to CE OUT; high-impedance during reset to block spurious writes |
| CE OUT (Pin 12) | Chip-enable output | Drives RAM decoder; remains low for 10µs after reset assertion if CE IN was low |
| WDO (Pin 9) | Watchdog output | Active-low open-drain; asserts when WDI stalls >1.6s; can be wired to MR for auto-reset |
| RESET (Pin 15) | Active-low reset output | Open-drain; requires external pullup; guaranteed low for VCC < 1V (with VBATT > 1V) |
| RESET (Pin 13) | Active-high reset output | Push-pull; sources/sinks current; inverse of RESET; no external pullup needed |
| LOWLINE (Pin 14) | Early power-fail warning | Active-low; asserts at VCC = VRST − 15mV (min); used for NMI generation prior to reset |
| BATT (Pin 16) | Backup battery input | Accepts 2.3V–6.0V; enables battery switchover and BATT OK monitoring |
| BATT OK (Pin 5) | Battery status indicator | Active-high; high only when VBATT > 2.0V (min) and VCC > VSW; disabled below VSW |
| PFI (Pin 4) | Power-fail comparator input | Monitors external voltage; pulls PFO low when VPFI < 1.212V (min); connect to VCC if unused |
Key Features
| Feature | Design Value |
|---|---|
| Precision reset monitoring | Fixed 3.00V–3.15V trip point with 10mV hysteresis prevents chatter during slow VCC transitions |
| Backup-battery switchover | Internal p-MOSFET supports VBATT up to 6V and switches OUT within 15mV hysteresis window |
| Chip-enable gating | 7ns max CE IN-to-CE OUT delay and 10µs hold time ensure safe RAM write completion during power loss |
| Integrated watchdog timer | 1.6s timeout with edge-triggered WDI eliminates need for external RC timing network |
| Low-line early warning | LOWLINE output asserts 15mV before reset threshold, enabling NMI-based graceful shutdown |
| Battery freshness seal | Enables OEM battery isolation until first power-up, reducing shelf-life drain to ≤1nA at 25°C |
Applications
| Battery-Powered Controllers | Embedded Power Monitoring |
|---|---|
Use Scenario: Portable data logger with nonvolatile RAM retains settings during main power loss. IC Role / Device Role / Timing Role: MAX793TESE+ provides VCC supervision, battery switchover to 3.6V coin cell, and CE gating to prevent RAM corruption. Use Value: Ensures RAM integrity across 100,000+ power cycles with <1µA battery leakage and 200ms reset hold time. | Use Scenario: Industrial PLC module detects 3.3V rail sag before µP lockup. IC Role / Device Role / Timing Role: MAX793TESE+ asserts RESET at 3.00V (falling), triggers LOWLINE at 3.075V, and activates WDO if firmware hangs. Use Value: Delivers three-tiered fault response (warning → reset → watchdog recovery) with <25µs propagation delay on critical paths. |
| Intelligent Remote Sensors | Critical µP Power Monitoring |
Use Scenario: Wireless sensor node wakes periodically, requiring reliable reset and battery health reporting. IC Role / Device Role / Timing Role: MAX793TESE+ monitors VCC, reports BATT OK status, and gates CE during wake-up sequencing. Use Value: Enables accurate battery state-of-charge estimation via BATT OK threshold (2.0V min) and <1µA standby current. | Use Scenario: Medical diagnostic device must guarantee µP reset under all undervoltage conditions. IC Role / Device Role / Timing Role: MAX793TESE+ asserts RESET down to VCC = 1V (guaranteed), supports manual reset via front-panel switch, and provides PFO for external fail-safe logic. Use Value: Meets IEC 62304 Class C requirements with dual-reset sources (power and manual) and 200ms timeout margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX793TESA+ | Same electrical specs; packaged in 16-pin plastic DIP instead of narrow SO | Preferred for through-hole prototyping or legacy board rework where SO footprint unavailable | Select when mechanical compatibility with DIP sockets or wave-solder assembly is required |
| MAX690TSA+ | 5V-only operation (4.75V–5.5V); no battery switchover; no LOWLINE output; watchdog disableable | Suitable only for 5V systems without battery backup or early-warning needs | Choose only for cost-sensitive 5V designs lacking low-voltage or battery features |
Compared with MAX793TESA+, the MAX793TESE+ offers identical supervision functionality in a space-saving narrow SO package; compared with MAX690TSA+, it adds 3.3V support, battery switchover, LOWLINE warning, and non-disableable watchdog-making it suitable for modern low-voltage, battery-critical applications where the MAX690TSA+ falls short.
Availability
MAX793TESE+ is available at Aetrix Electronics and suitable for battery-powered controllers, embedded power monitoring, and critical µP power monitoring requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for MAX793TESE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, automotive, and computing applications.
The MAX793 series belongs to Maxim's microprocessor supervisory product line, engineered specifically for reliable power monitoring and reset control in 3.0V/3.3V battery-backed embedded systems.
FAQ
What is the reset threshold voltage range for MAX793TESE+?
The MAX793TESE+ has a fixed reset threshold range of 3.00V to 3.15V (VCC falling), optimized for 3.3V ±5% power supplies. This ensures reset is not asserted above 3.15V and is guaranteed before VCC drops below 3.00V. The threshold exhibits 10mV typical hysteresis to prevent oscillation during slow voltage transitions. This specification is confirmed in the Electrical Characteristics table of the MAX793 datasheet under "Reset Threshold (Note 8)" for the 'T' variant.
Does MAX793TESE+ support backup battery operation with VBATT higher than VCC?
Yes, MAX793TESE+ explicitly supports VBATT exceeding VCC-up to 6.0V-enabling use of standard 3.6V lithium batteries in 3.3V systems. Its internal p-channel MOSFET switch connects OUT to BATT when VCC falls below the battery switch threshold (VSW = 2.55V min), and reconnects to VCC when VCC rises above the reset threshold. This behavior is detailed in the Absolute Maximum Ratings and Electrical Characteristics sections, including Note 5 and Note 6.
How does the watchdog function operate in MAX793TESE+?
The MAX793TESE+ watchdog requires WDI toggling within 1.6s to prevent WDO assertion. If WDI remains static (high or low) beyond that period, WDO goes low. WDO returns high on the next WDI edge. The timer clears automatically during reset assertion and restarts upon reset deassertion or WDI transition. Unlike the MAX690 family, this watchdog cannot be disabled-a confirmed feature per the Detailed Description section and Selector Guide.
What is the purpose of the LOWLINE output on MAX793TESE+?
The LOWLINE output on MAX793TESE+ provides early power-fail warning by asserting low when VCC falls to VRST − 15mV (min), i.e., ~3.075V for the 'T' variant-15mV above the reset threshold. This allows systems to initiate graceful shutdown, save state, or trigger NMI interrupts before reset occurs. Its propagation delay is characterized in Figure 1 and TOC7, and its hysteresis is specified as 10mV in the Electrical Characteristics table.
Can MAX793TESE+ gate chip-enable signals to protect CMOS RAM during power loss?
Yes, MAX793TESE+ includes dedicated CE IN and CE OUT pins that implement transmission-gate logic. During normal operation, CE transitions pass through with ≤7ns delay. When reset is asserted, the gate disables and CE OUT remains low for 10µs if CE IN was low-ensuring ongoing RAM write cycles complete. This function is validated in the Pin Description and Detailed Description sections, with on-resistance specified as 46Ω in enable mode.
MAX793TESE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.075V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
MAX793TESE+ FAQ
1.How can I place an order for MAX793TESE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX793TESE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX793TESE+ reliable?
The price and inventory of MAX793TESE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX793TESE+ is usually 5 days.
3.What payment methods are accepted for MAX793TESE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX793TESE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX793TESE+?
MAX793TESE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX793TESE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX793TESE+?
For technical support, including MAX793TESE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX793TESE+ requirements.
6.How does Aetrix verify that MAX793TESE+ is sourced from the original manufacturer or authorized distributors?
All MAX793TESE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX793TESE+ meets industry standards.
7.What is the process for return or replacement of MAX793TESE+?
All MAX793TESE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX793TESE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX793TESE+ part is unused and in its original packaging.
Return procedure for MAX793TESE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX793TESE+ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

