My Inquiry
My Account
Analog Devices Inc./Maxim Integrated MAX807LCPE+
- Part No.:
- MAX807LCPE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
MAX807LCPE+.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:1,269
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
MAX807LCPE+ from Maxim Integrated is a precision microprocessor supervisory circuit designed for +5V systems, providing active-low and active-high reset outputs, manual reset input, watchdog timer, two-stage power-fail warning (PFI/PFO), battery switchover (250mA VCC mode / 20mA battery mode), and CE signal gating with 2ns propagation delay. It guarantees RESET validity down to VCC = 1V and features ±1.5% reset threshold accuracy at 4.675V.
For engineers reviewing the MAX807LCPE+ datasheet, MAX807LCPE+ pinout, MAX807LCPE+ application, or MAX807LCPE+ equivalent, key selection considerations include its 4.675V reset threshold, 200ms reset timeout, dual-reset outputs, battery-OK flag, low-line comparator (52mV above reset), and DIP-16 package compatibility with legacy industrial control and portable µP systems.
Technical Context
The MAX807LCPE+ integrates seven independent monitoring and control functions in a single BiCMOS IC: a precision reset comparator with hysteresis, a separate low-line comparator (52mV above reset threshold), a power-fail comparator (2.265V threshold), a watchdog timer with 1.6s timeout, manual reset logic with 200ms debounce, battery switchover control with BATT ON output, and chip-enable gating with <2ns propagation delay. All comparators feature ±1.5% threshold accuracy over temperature.
Its architecture supports fail-safe operation during brownout: RESET asserts when VCC falls below 4.675V (±1.5%), LOW LINE asserts 52mV earlier to trigger NMI-driven shutdown, and PFO activates when PFI drops below 2.265V - enabling layered power-fail response. Battery switchover occurs automatically when VCC falls below VBATT, with OUT sourcing up to 250mA from VCC or 20mA from battery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.675V ±1.5% - ensures reliable µP reset before functional voltage margin is violated in +5V systems. |
| Reset Timeout Period | 200ms - provides sufficient time for µP initialization and state recovery after power-up or brownout recovery. |
| Supply Current (Normal Mode) | 70µA typical - enables long battery life in portable equipment without compromising supervision fidelity. |
| VCC-to-OUT On-Resistance | 1.2Ω max - minimizes voltage drop under 250mA load, preserving RAM supply integrity during main power operation. |
| Battery Switchover Threshold | VBATT − 0.2V min - guarantees seamless transition to backup power before VCC collapse disrupts CMOS RAM. |
| Watchdog Timeout | 1.6s typical - detects µP lockup while allowing sufficient time for normal software execution cycles. |
| CE Propagation Delay | 2ns - prevents spurious writes to CMOS RAM during power transients by synchronizing CE gating with reset state. |
Pinout & Package
MAX807LCPE+ is housed in a 16-pin plastic DIP (Dual In-line Package) with 0.3-inch body width, through-hole mounting, and industry-standard pin spacing (0.1 inch). The package is RoHS-compliant and rated for 0°C to +70°C operation (C-grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (PFI) | Power-Fail Input | Non-inverting input of uncommitted comparator; triggers PFO low when voltage falls below 2.265V - used for early preregulated supply monitoring. |
| 2 (PFO) | Power-Fail Output | Active-low CMOS output asserting NMI on falling supply; sinks 3.2mA at 0.1V saturation - directly interfaces µP interrupt pins. |
| 3 (VCC) | Main Supply Input | +4.60V to +5.5V nominal supply; powers all internal circuits and sources CE OUT and RESET when active. |
| 4 (WDI) | Watchdog Input | Edge-sensitive input; timeout occurs if no transition within 1.6s - requires µP firmware to toggle regularly for fault detection. |
| 5 (GND) | Ground Reference | Common return path for VCC, VBATT, and all logic outputs; must be low-impedance to ensure comparator accuracy. |
| 6 (MR) | Manual Reset Input | Active-low input with internal 50–200µA pullup; asserts RESET for ≥200ms after release - supports pushbutton or WDO-driven reset initiation. |
| 7 (LOW LINE) | Low-Line Comparator Output | Active-low output asserting 52mV above reset threshold; generates NMI for orderly shutdown before reset occurs. |
| 8 (RESET) | Active-High Reset Output | CMOS output sourcing/sinking current; inverse of RESET - drives µP reset pins requiring high-active assertion. |
| 9 (RESET) | Active-Low Reset Output | Strong-pull-down/weak-pullup structure; guaranteed valid down to VCC = 1V - compatible with wire-OR reset buses. |
| 10 (WDO) | Watchdog Fault Output | Active-low output signaling watchdog timeout; connects to MR to auto-generate reset pulses every 1.6s on µP hang. |
| 11 (CE OUT) | Chip-Enable Output | Gated CE signal; pulled to higher of VCC/VBATT when disabled - prevents spurious writes to CMOS RAM during power failure. |
| 12 (CE IN) | Chip-Enable Input | High-impedance input during reset; series-gated to CE OUT with 75Ωon-resistance - preserves timing integrity for fast µPs. |
| 13 (BATT ON) | Battery-On Status Flag | CMOS output indicating OUT is connected to BATT; drives external PNP/PMOS switch for >250mA backup loads. |
| 14 (BATT) | Backup Battery Input | Accepts 2.0V–6V battery; enables automatic switchover when VCC falls below VBATT - supports coin-cell or Li-ion backup. |
| 15 (BATT OK) | Battery-OK Status Flag | Active-high output asserted when VBATT > 2.265V; validates backup source health before switchover - prevents failed RAM retention. |
| 16 (OUT) | Output Supply Voltage | Switched output delivering power to CMOS RAM; sourced from VCC or BATT - maintains RAM voltage during main supply interruption. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Reset Outputs (RESET/RESET) | Enables direct interface to both active-low and active-high µP reset inputs without external inverters or level shifters. |
| Two-Stage Power-Fail Warning | LOW LINE (52mV above reset) + PFO (2.265V threshold) provide hierarchical early-warning and final-fail detection for robust shutdown sequencing. |
| Guaranteed Operation to VCC = 1V | Ensures RESET remains valid during deep brownout, preventing µP execution in undefined voltage regions where logic may glitch. |
| Integrated CE Signal Gating | 2ns CE IN→CE OUT propagation prevents corrupted memory writes during power transients - eliminates need for external gating logic. |
| Battery Switchover with BATT OK Flag | Automatically transfers RAM supply to backup source and confirms battery health before switchover - avoids data loss from weak batteries. |
| ±1.5% Reset Threshold Accuracy | BiCMOS process achieves tight tolerance across temperature, reducing design margin requirements and enabling stable operation in wide-temp environments. |
Applications
| Industrial PLC Controller | Portable Medical Monitor |
|---|---|
Use Scenario: Maintains deterministic reset behavior and RAM retention during AC line sags, generator transitions, or ESD-induced supply dips in programmable logic controllers. IC Role / Device Role / Timing Role: Supervisory circuit providing synchronized reset, NMI-triggered firmware shutdown, and battery-backed RAM hold during 100ms–500ms outages. Use Value: Prevents control logic corruption and ensures safe I/O state preservation using guaranteed VCC=1V RESET validity and 200ms timeout. |
Use Scenario: Powers critical patient-data RAM and real-time clock during battery swaps or low-battery conditions in handheld diagnostic devices. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors main 5V rail for brownout and manages switchover to coin-cell backup with BATT OK validation. Use Value: Enables hot-swap battery replacement without data loss via 20mA battery-mode output and VBATT >2.265V health check before switchover. |
| Embedded Data Logger | Point-of-Sale Terminal |
Use Scenario: Captures sensor data continuously; requires fail-safe shutdown and nonvolatile storage protection during unexpected power loss in remote field deployments. IC Role / Device Role / Timing Role: Triggers NMI via LOW LINE for firmware-initiated graceful log commit, then asserts RESET after 200ms to halt CPU cleanly. Use Value: Uses 52mV low-line hysteresis and 14µs PFI→PFO delay to maximize time for flash write completion before reset assertion. |
Use Scenario: Secures transaction data in retail terminals during brief AC interruptions or UPS switchover delays. IC Role / Device Role / Timing Role: Provides watchdog supervision (1.6s timeout) and CE gating to prevent EEPROM corruption during power instability. Use Value: 2ns CE propagation blocks spurious memory writes during microsecond-scale supply glitches - eliminating need for external write-protection hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX809SCPA+ | Simpler 3-pin SOT23 supervisor; single 4.63V reset output; no watchdog, no battery switchover, no CE gating. | Limited to basic reset-only applications; unsuitable for RAM backup, NMI warning, or watchdog-critical systems. | Select only when cost and board space outweigh need for multi-function supervision. |
| TPS3808G18DBVR | TI device with 1.8V reset threshold, adjustable timeout, and open-drain outputs; lacks battery switchover, CE gating, and dual reset outputs. | Designed for low-voltage µPs; incompatible with +5V systems requiring 4.675V threshold and CMOS-level RESET/RESET outputs. | Choose only for new 1.8V designs needing programmable delay; not a functional substitute for MAX807LCPE+. |
Compared with MAX809SCPA+ and TPS3808G18DBVR, the MAX807LCPE+ uniquely combines precision dual-reset outputs, battery switchover with status flags, watchdog timer, and CE gating in a single DIP-16 package - making it irreplaceable for legacy +5V systems requiring full-featured supervision and RAM backup integrity.
Availability
MAX807LCPE+ is available at Aetrix Electronics and suitable for industrial PLC controllers, portable medical monitors, embedded data loggers, point-of-sale terminals, and critical µP power monitoring systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant through-hole packaging.
Supply support for MAX807LCPE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and computing applications.
The MAX807L/M/N family delivers full-featured µP supervision with ±1.5% reset accuracy, targeting legacy +5V systems requiring battery backup, watchdog safety, and multi-level power-fail warning - especially in medical, industrial, and portable instrumentation.
FAQ
What is the exact reset threshold voltage of the MAX807LCPE+?
The MAX807LCPE+ has a nominal reset threshold of 4.675V with ±1.5% accuracy over temperature (0°C to +70°C). This value is specified in the Electrical Characteristics table under VRST for the "L" variant and is guaranteed across the full operating range - ensuring consistent reset behavior in +5V systems without requiring external calibration.
Does the MAX807LCPE+ support battery backup for CMOS RAM, and what are its current capabilities?
Yes, the MAX807LCPE+ provides automatic battery switchover to preserve CMOS RAM during main supply failure. In VCC mode, it delivers up to 250mA to OUT; in battery-backup mode (VCC = 0V), it supplies up to 20mA from the BATT pin. The BATT OK output confirms VBATT > 2.265V before switchover, preventing data loss from weak batteries.
How does the watchdog function work on the MAX807LCPE+, and what is its timeout period?
The MAX807LCPE+ watchdog monitors the WDI input: if no edge transition occurs within 1.6 seconds (typical), WDO goes low. WDO can be connected to MR to generate automatic 200ms reset pulses. The watchdog is disabled when VCC falls below the reset threshold or when WDI is left floating (internally biased to 1.8V), ensuring safe operation during power-up.
Can the MAX807LCPE+ be used with power supplies other than +5V?
Yes - while optimized for +5V systems, the MAX807LCPE+ supports alternative monitoring via PFI/PFO (2.265V threshold) and the low-line comparator (52mV above reset). By configuring resistor dividers on PFI, it can monitor preregulated rails (e.g., +3.3V, +12V) or negative supplies, enabling flexible use across multi-rail systems without changing the core supervisor.
What is the purpose of the CE IN and CE OUT pins on the MAX807LCPE+?
The CE IN and CE OUT pins implement chip-enable signal gating: during normal operation, CE IN passes directly to CE OUT; when RESET is asserted, CE OUT is disabled and actively pulled high to prevent spurious memory writes. With a 2ns propagation delay and 75Ωseries resistance, this feature safeguards CMOS RAM integrity during power transients without external logic.
MAX807LCPE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.675V
- Output:
- -
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
MAX807LCPE+ FAQ
1.How can I place an order for MAX807LCPE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for MAX807LCPE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for MAX807LCPE+ reliable?
The price and inventory of MAX807LCPE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for MAX807LCPE+ is usually 5 days.
3.What payment methods are accepted for MAX807LCPE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for MAX807LCPE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for MAX807LCPE+?
MAX807LCPE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your MAX807LCPE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for MAX807LCPE+?
For technical support, including MAX807LCPE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your MAX807LCPE+ requirements.
6.How does Aetrix verify that MAX807LCPE+ is sourced from the original manufacturer or authorized distributors?
All MAX807LCPE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that MAX807LCPE+ meets industry standards.
7.What is the process for return or replacement of MAX807LCPE+?
All MAX807LCPE+ units undergo pre-shipment inspection (PSI). If there is an issue with MAX807LCPE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The MAX807LCPE+ part is unused and in its original packaging.
Return procedure for MAX807LCPE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
MAX807LCPE+ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
